Intel QM77, Core i5-3610ME User Manual
Intel® Core™ i5-3610ME
Processor (PGA) and
Mobile Intel® QM77 Express
Chipset Development Kit
User Guide
November 2012
Document Number: 328076-001
Introduction
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS
PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCT S, INTEL ASSUMES NO LIABILITY WHATSOEVER
AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS
INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR
INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectl y, in
personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL
APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE
DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND
REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL
INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS
SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS
PARTS.
Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on th e
absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future
definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them . The
information here is subject to change without notice. Do not finalize a design with this information.
The products described in this document may contain design defects or errors known as errata which may cause the product to
deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtai ned
by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm
Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United State s and
other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 2012, Intel Corporation. All rights reserved.
Intel® Core™ i5-3610ME Processor (PGA) and Mobile Intel® QM77 Express Chipset Development Kit
User Guide November 2012
2 Document Number: 328076-001
Introduction
Contents
1 Introduction ...................................................................................................... 6
1.1 Terminology ........................................................................................... 6
1.2 Reference Documents .............................................................................. 8
1.3 Development Kit Items ............................................................................ 8
2 Features ........................................................................................................... 9
3 Power management .......................................................................................... 12
3.1 Power Management States ...................................................................... 12
4 Reference Board Summary ................................................................................ 14
4.1 Connectors............................................................................................ 17
4.1.1 Back Panel Connectors .............................................................. 17
4.1.2 Configuration Settings ............................................................... 17
4.1.3 Header Pinout Configuration....................................................... 19
4.1.3.1 J3C2/J3C1- Dual Channel LVDS Data Connector ............ 20
4.1.3.2 Embedded Display Port (eDP) connector ....................... 21
4.1.3.3 Front Panel Status Indicating and Control Connector ...... 22
4.2 Power On and Reset Buttons ................................................................... 23
Figures
Figure 1. Block Diagram ................................................................................................... 9
Figure 2. Board Layout - Top view .................................................................................... 14
Figure 3. Board Layout – Bottom view .............................................................................. 15
Figure 4. Back Panel Connectors ...................................................................................... 17
Tables
Table 1. Terminology ...................................................................................................... 6
Table 2. Reference Documents ........................................................................................ 8
Table 3. Feature set summary ......................................................................................... 9
Table 4. Power Management States Description ................................................................ 12
Table 5. Development Kit states ..................................................................................... 12
Table 6. Components list ............................................................................................... 16
Table 7. J1D3-Clear/Keep CMOS Setting .......................................................................... 17
Table 8. J1D2-Clear/Keep ME Register Setting .................................................................. 18
Table 9. J1B1-Flash descriptor security override ............................................................... 18
Table 10. J1D1-Enable the Operating Voltage of LVDS and eDP ............................................ 18
Table 11. J4C1-Select LVDS panel Operating Voltage .......................................................... 18
Table 12. J3F2-Select eDP panel Operating Voltage ............................................................. 18
Table 13. J2G1/J2G2/J2G3 USB Port ................................................................................. 19
November 2012 User Guide
Document Number: 328076-001 3
Intel® Core™ i5-3610ME Processor (PGA) and Mobile Intel® QM77 Express Chipset Development Kit
Introduction
Table 14. J2C1/J1C1Serial Port ......................................................................................... 19
Table 15. J2B1 GPIO Header ............................................................................................ 19
Table 16. J3B1- TPM Pin Header ....................................................................................... 20
Table 17. J4C2-LVDS Backlight Control Connector .............................................................. 20
Table 18. J3C2 LVDS1 Connector ...................................................................................... 21
Table 19. J3C1 LVDS2 Connector ...................................................................................... 21
Table 20. J3F1 Embedded Display Port (eDP) Connector ...................................................... 22
Table 21. J1G3 Power Switch and HDD Indicator header ...................................................... 22
Table 22. J1G1 Power Indicator Header ............................................................................. 23
Table 23. J1G2 Speaker Output Header ............................................................................. 23
Intel® Core™ i5-3610ME Processor (PGA) and Mobile Intel® QM77 Express Chipset Development Kit
User Guide November 2012
4 Document Number: 328076-001
Date
Revision
Description
November 2012
1.0
Initial release.
Introduction
Revision History
§
November 2012 User Guide
Intel® Core™ i5-3610ME Processor (PGA) and Mobile Intel® QM77 Express Chipset Development Kit
Document Number: 328076-001 5
1 Introduction
Term
Description
ACPI
Advanced Configuration + Power Interface
AHCI
Advanced Host Controller Interface for Serial ATA
BCLK
FSB Clock used for CPU Clock domain (Eg: 167/200/266/333)
BIOS
Basic Input Output System
CMOS
Refers to the non-volatile configuration memory in the PCH
DDR3
Double Data Rate Synchronous Dynamic Random Access Memory third
generation
DP
Display Port
DVI
Digital Visual Interface
eDP
Embedded Display Port
GND
Signal Ground
HDD
Hard disk drive
HDMI
High Definition Multimedia Interface
HSD
High Speed Database
IMVP-6
Intel Mobile Voltage Positioning 6
ITP-XDP
In-target-probe – eXtended debug port
This User Guide describes the typical hardware set-up procedures, features, and use
of the Intel® Core™ i5-3610ME Processor (PGA) and Mobile Intel® QM77 Express
Chipset Development Kit. Read this document in its entirety prior to powering ON. The
Quick Start document provides quick start procedures for reference. It is
recommended to have the schematics present as you proceed through this document.
The Intel® Core™ i5-3610ME Processor (PGA) and Mobile Intel® QM77 Express
Chipset Development Kit is a dual channel DDR3 mobility platform. It is designed to
support the Ivy Bridge and Sandy Bridge processors and the Panther Point-M Chipset.
1.1 Terminology
Table 1. Terminology
Introduction
Intel® Core™ i5-3610ME Processor (PGA) and Mobile Intel® QM77 Express Chipset Development Kit
User Guide November 2012
6 Document Number: 328076-001
Term
Description
JTAG
Joint Test Action Group, IEEE 1149.1 standard for test access port and
boundary scan.
LVDS
Low-voltage Differential Signaling
OS
Operating System
PCH
Platform Controller Hub
PCI
Peripheral Component Interface
PCIe
Peripheral Component Interface Express
POST
Power-On Self Test
PPT
Panther Point
PS2
Programming System 2 (IBM) defines keyboard and mouse interface
S3
“Save to RAM” Sleep State
S5
“Soft Off” Sleep State
SATA
Serial - Advanced Technology Attachment
SIO
Super Input Output device
SLP
Sleep
SMBUS
System Management Bus, a two wire serial bus used for lowbandwidth communication
SO-DIMM
Memory Module
USB
Universal Serial Bus
VAC
Volt AC
VCC
Used to signify circuit logic voltage
VDC
Volt DC
VDD
Used to signify DIMM logic supply voltage
VGA
Video Graphics Array
VID
Voltage Identification
VREF
Voltage reference
VSS
Used to signify ground connection
VTT
Used to signify signal termination voltage
Introduction
November 2012 User Guide
Intel® Core™ i5-3610ME Processor (PGA) and Mobile Intel® QM77 Express Chipset Development Kit
Document Number: 328076-001 7
Loading...