The Intel® Desktop Board D865GVHZ may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current
characterized errata are documented in the Intel Desktop Board D865GVHZ Specification Update.
November 2003
Order Number: C53955-001
Page 2
Revision History
Revision Revision History Date
-001 First release of the Intel® Desktop Board D865GVHZ Technical Product
Specification.
November 2003
This product specification applies to only the standard Intel
®
Desktop Board D865GVHZ with
BIOS identifier BF86510A.86A.
Changes to this specification will be published in the Intel Desktop Board D865GVHZ
Specification Update before being incorporated into a revision of this document.
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE,
EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED
BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH
PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES
RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT,
COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN
MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.
Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property
rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not
provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other
intellectual property rights.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.”
Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising
from future changes to them.
®
desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from
Intel
published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be
obtained from:
Intel Corporation
P.O. Box 5937
Denver, CO 80217-9808
or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777,
Germany 44-0-1793-421-333, other Countries 708-296-9333.
Intel, Pentium, and Celeron are registered trademarks of Intel Corporation or its subsidiaries in the United States and other
countries.
* Other names and brands may be claimed as the property of others.
This Technical Product Specification (TPS) specifies the board layout, components, connectors,
®
power and environmental requirements, and the BIOS for the Intel
It describes the standard product and available manufacturing options.
Intended Audience
The TPS is intended to provide detailed, technical information about the Desktop Board
D865GVHZ and its components to the vendors, system integrators, and other engineers and
technicians who need this level of information. It is specifically not intended for general
audiences.
What This Document Contains
Desktop Board D865GVHZ.
Chapter Description
1 A description of the hardware used on the Desktop Board D865GVHZ
2 A map of the resources of the Desktop Board
3 The features supported by the BIOS Setup program
4 The contents of the BIOS Setup program’s menus and submenus
5 A description of the BIOS error messages, beep codes, and POST codes
Typographical Conventions
This section contains information about the conventions used in this specification. Not all of these
symbols and abbreviations appear in all specifications of this type.
Notes, Cautions, and Warnings
NOTE
✏
Notes call attention to important information.
INTEGRATOR’S NOTES
#
Integrator’s notes are used to call attention to information that may be useful to system
integrators.
CAUTION
Cautions are included to help you avoid damaging hardware or losing data.
Warnings indicate conditions, which if not observed, can cause personal injury.
Other Common Notation
# Used after a signal name to identify an active-low signal (such as USBP0#)
(NxnX) When used in the description of a component, N indicates component type, xn are the relative
coordinates of its location on the Desktop Board D865GVHZ, and X is the instance of the
particular part at that general location. For example, J5J1 is a connector, located at 5J. It is
the first connector in the 5J area.
GB Gigabyte (1,073,741,824 bytes)
GB/sec Gigabytes per second
KB Kilobyte (1024 bytes)
Kbit Kilobit (1024 bits)
kbits/sec 1000 bits per second
MB Megabyte (1,048,576 bytes)
MB/sec Megabytes per second
Mbit Megabit (1,048,576 bits)
Mbit/sec Megabits per second
xxh An address or data value ending with a lowercase h indicates a hexadecimal value.
x.x V Volts. Voltages are DC unless otherwise specified.
* This symbol is used to indicate third-party brands and names that are the property of their
• Two Parallel ATA IDE interfaces with UDMA 33, ATA-66/100 support
• One diskette drive interface
• PS/2* keyboard and mouse ports
Refer to Manufacturing Options on page 13
82865GV Graphics and Memory Controller Hub (GMCH)
®
82801EB I/O Controller Hub (ICH5)
®
Extreme Graphics 2 controller
®
Pentium® 4 processor in an mPGA478 socket with a
®
Celeron® processor in an mPGA478 socket with a
continued
12
Page 13
Table 1. Feature Summary (continued)
BIOS
Instantly Available
PC Technology
Expansion
Capabilities
Hardware Monitor
Subsystem
• Intel/AMI BIOS (resident in the 4 Mbit FWH)
• Support for Advanced Configuration and Power Interface (ACPI), Plug and Play,
and SMBIOS
• Support for PCI Local Bus Specification Revision 2.2
• Suspend to RAM support
• Wake on PCI, RS-232, front panel, PS/2 devices, and USB ports
Three PCI bus add-in card connectors (SMBus routed to PCI bus connector 2)
• Hardware monitoring and fan control ASIC
• Voltage sense to detect out of range power supply voltages
• Thermal sense to detect out of range thermal values
• Three fan connectors
• Three fan sense inputs used to monitor fan activity
• Fan speed control
For information about Refer to
The board’s compliance level with ACPI, Plug and Play, and SMBIOS Section 1.4, page 17
Product Description
1.1.2 Manufacturing Options
Table 2 describes the manufacturing options on the Desktop Board D865VHZ. Not every
manufacturing option is available in all marketing channels. Please contact your Intel
representative to determine which manufacturing options are available to you.
Table 2. Manufacturing Options
SCSI Hard Drive
Activity LED
Connector
Audio
LAN
For information about Refer to
Available configurations for the Desktop Board D865GVHZ Section 1.2, page 16
Allows add-in hard drive controllers (SCSI or other) to use the same LED as the
onboard IDE controller.
The board provides one of the following:
• Audio subsystem for AC ‘97 processing using the Realtek ALC202A codec
• Flex 6 audio subsystem using the Analog Devices AD1985 codec
The board provides one of the following:
• Gigabit (10/100/1000 Mbits/sec) LAN subsystem using the Intel
Figure 1 shows the location of the major components on the Desktop Board D865GVHZ.
CBD
EA
F
FF
G
EE
DD
CC
H
BB
AA
Z
Y
I
J
K
L
X
W
TV
U S
A Audio codec Q SCSI hard drive activity LED connector (optional)
B Front panel audio connector R Front chassis fan connector
C Ethernet PLC device (optional) S Serial ATA connectors
D Speaker T BIOS Setup configuration jumper block
E Back panel connectors U Auxiliary front panel power LED connector
F Rear chassis fan connector V Front panel connector
G +12V power connector (ATX12V) W Chassis intrusion connector
H mPGA478 processor socket X Front panel USB connector
I Processor fan connector Y Intel 82801EB I/O Controller Hub (ICH5)
J Intel 82865GV GMCH Z 4 Mbit Firmware Hub (FWH)
K DIMM Channel A socket AA Battery
L DIMM Channel B socket BB Front panel USB connector
M I/O controller CC S/PDIF connector (optional)
N Power connector DD Auxiliary line-in connector
O Diskette drive connector EE ATAPI CD-ROM connector
P Parallel ATA IDE connectors FF PCI bus add-in card connectors
PQ
R
ON
M
OM16403
Figure 1. Desktop Board D865GVHZ Components
14
Page 15
Product Description
1.1.4 Block Diagram
Figure 2 is a block diagram of the major functional areas of the Desktop Board D865GVHZ.
Version 2.3.4,
December 06, 2002,
American Megatrends
Incorporated,
Award Software International
Incorporated,
Compaq Computer Corporation,
Dell Computer Corporation,
Hewlett-Packard Company,
Intel Corporation,
International Business Machines
Corporation,
Phoenix Technologies Limited,
and SystemSoft Corporation.
Revision 1.01,
May 2002
Intel Corporation
Revision 1.1,
March 1996,
Intel Corporation.
Revision 2.0,
April 27, 2000,
Compaq Computer Corporation,
Hewlett-Packard Company,
Lucent Technologies Inc.,
Intel Corporation,
Microsoft Corporation,
NEC Corporation, and
Koninklijke Philips Electronics
N.V.
Version 2.0,
December 18, 1998,
Intel Corporation.
Refer to Thermal Considerations (Section 2.12, page 79) for important information when using an
Intel Pentium 4 processor operating above 2.80 GHz with this Intel desktop board.
The board is designed to support the following:
• Intel Pentium
bus
• Intel Celeron processors in an mPGA478 processor socket with a 400 MHz system bus
See the Intel web site listed below for the most up-to-date list of supported processors.
For information about Refer to
Supported processors for the D865GVHZ board http://www.intel.com/design/motherbd/hz/hz_proc.htm
CAUTION
Use only the processors listed on web site above. Use of unsupported processors can damage the
board, the processor, and the power supply.
4 processors in an mPGA478 processor socket with a 400/533/800 MHz system
INTEGRATOR’S NOTES
#
• Use only ATX12V-, SFX12V-, or TFX12V-compliant power supplies with the Desktop Board
D865GVHZ. ATX12V, SFX12V, and TFX12V power supplies have an additional power lead
that provides required supplemental power for the processor. Always connect the 20-pin and
4-pin leads of ATX12V, SFX12V, and TFX12V power supplies to the corresponding connectors
on the desktop board, otherwise the board will not boot.
• Do not use a standard ATX power supply. The board will not boot with a standard ATX power
supply.
• Refer to Table 4 on page 21 for a list of supported system bus frequency and memory speed
combinations.
For information about Refer to
Power supply connectors Section 2.8.2.3, page 65
20
Page 21
1.6 System Memory
The Desktop Board D865GVHZ has two DIMM sockets and supports the following memory
features:
• 2.6 V (only) 184-pin DDR SDRAM DIMMs with gold-plated contacts
• Unbuffered, single-sided or double-sided DIMMs with the following restriction:
Double-sided DIMMS with x16 organization are not supported.
• 2 GB maximum total system memory.
• Minimum total system memory: 64 MB
• Non-ECC DIMMs
• Serial Presence Detect
• DDR400, DDR333, and DDR266 SDRAM DIMMs
Table 4 lists the supported system bus frequency and memory speed combinations.
Table 4. Supported System Bus Frequency and Memory Speed Combinations
To use this type of DIMM…The processor's system bus frequency must be…
DDR400 800 MHz
DDR333 (Note) 800 or 533 MHz
DDR266 800, 533, or 400 MHz
Note: When using an 800 MHz system bus frequency processor, DDR333 memory is clocked at 320 MHz. This
minimizes system latencies to optimize system throughput.
Product Description
✏ NOTES
To be fully compliant with all applicable DDR SDRAM memory specifications, the board should be
populated with DIMMs that support the Serial Presence Detect (SPD) data structure. This allows
the BIOS to read the SPD data and program the chipset to accurately configure memory settings
for optimum performance. If non-SPD memory is installed, the BIOS will attempt to correctly
configure the memory settings, but performance and reliability may be impacted or the DIMMs
may not function under the determined frequency.
DVMT enables enhanced graphics and memory performance through Direct AGP, and highly
efficient memory utilization. DVMT ensures the most efficient use of available system memory
for maximum 2-D/3-D graphics performance. Up to 64 MB of system memory can be allocated to
DVMT on systems that have 256 MB or more of total system memory installed. Up to 32 MB can
be allocated to DVMT on systems that have 128 MB but less than 256 MB of total installed system
memory. Up to 8 MB can be allocated to DVMT when less than 128 MB of system memory is
installed. DVMT returns system memory back to the operating system when the additional system
memory is no longer required by the graphics subsystem.
DVMT will always use a minimal fixed portion of system physical memory (as set in the BIOS
Setup program) for compatibility with legacy applications. An example of this would be when
using VGA graphics under DOS. Once loaded, the operating system and graphics drivers allocate
additional system memory to the graphics buffer as needed for performing graphics functions.
NOTE
✏
The use of DVMT requires operating system driver support.
1.7.1.4 Zone Rendering Technology (ZRT)
The Intel Extreme Graphics 2 Controller supports Zone Rendering Technology (ZRT). ZRT is a
process by which the screen is divided into several zones. Each zone is completely cached and
rendered on chip before being written to the frame buffer. The benefits of ZRT include the
following:
• Increased memory efficiency via better localization of data
• Increased on-chip processing speed due to decreased wait time for data
• Increased effective pixel fill rates
• Increased headroom for larger resolution and color depth
• Reduced power as a result of decreased memory bandwidth
• Reduction in depth and color bandwidth associated with conventional rendering
1.7.1.5 Rapid Pixel and Text Rendering (RPTR)
The Rapid Pixel and Text Rendering Engine (RPTR) architecture utilizes special pipelines that
allow 2D and 3D operations to overlap. By providing 8X compression, the RPTR engine reduces
the memory bandwidth required to read texture memory, and reduces the amount of memory
required for texture storage.
A dedicated, non-blocking, multi-tier cache is provided for textures, colors, Z and vertex
rendering. With single-pass, quad texture support, the drivers can submit up to four textures that
pass to the graphics engine concurrently. The graphics core can switch between 2D and 3D
operations without having to complete all operations of the same mode, which minimizes the
overhead time required in switching between modes.
A 2D Block Level Transfer (BLT) in the RPTR engine is extended to 256-bit, which supports fast
blitter fill rate. This enables the blitter sequence of the same addresses to access the cache and
offloads the memory bandwidth required to support blitter fill rate. Then the cache is emptied
automatically when the sequence of operations are complete.
32
Page 33
Product Description
1.7.1.6 Intelligent Memory Management (IMM)
Intelligent Memory Management (IMM) technology is Intel’s unique UMA memory manager
architecture, consisting of these key elements:
• Tiled memory addressing capability
• Deep display buffer implementation
• Dynamic data management scheme
The memory addressing allows address remapping in the hardware for all graphics surfaces
including textures, frame buffer, Z buffer, and video surfaces. Deep display buffers and dedicated
screen refreshes improve visual performance, while the dynamic data management scheme
manages burst size and page closing policies for memory accesses.
IMM reduces the aggregate processor latency and allows longer in-page bursts for higher system
performance. IMM also increases page coherency and improves memory efficiency in texture
loads, 2D blitters, color/Z, MPEG2 motion compression, and other operations.
1.7.1.7 Video Mixing Renderer (VMR)
The Intel Extreme Graphics 2 controller features VMR technology. VMR is a process where
various data types can be blended together before being displayed. VMR allows applications to
bend and twist images such as 3D textures so that special effects such as wipes, spins, and fades
can be achieved.
1.7.1.8 PC/VCR Time Shifted Viewing
PC/VCR requires a TV-tuner add-in card and a third party application. PC/VCR time shifted
viewing allows the user to view and digitally record video pictures on their PC. Users can view
stored images while recording and by using time-shifted viewing they can pause, resume, replay,
and catch up to real time. The Intel Pentium 4 processor in combination with the Intel 82865GV
GMCH optimizes performance so that the video output is smooth without leaving any visual
artifacts. Video tearing and corruption is prevented by the use of multiple buffers within the Intel
Extreme Graphics 2 controller.
1.7.1.9 Bi-cubic Filtering
Bi-cubic filtering is a new 4X4 filter that allows images to be generated more smoothly in the 3D
pipeline. The bi-cubic filter can be used to improve image quality for all 3D texture engine
components.
The board supports up to eight USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and
EHCI-compatible drivers.
The ICH5 provides the USB controller for all ports. The port arrangement is as follows:
• Two ports are implemented with stacked back panel connectors, adjacent to the PS/2
connectors
• Two ports are implemented with stacked back panel connectors, adjacent to the audio
connectors
• Four ports are routed to two separate front panel USB connectors
NOTE
✏
Computer systems that have an unshielded cable attached to a USB port may not meet FCC
Class B requirements, even if no device is attached to the cable. Use shielded cable that meets
the requirements for full-speed devices.
For information about Refer to
The location of the USB connectors on the back panel Figure 14, page 61
The location of the front panel USB connectors Figure 18, page 70
The EHCI, front panel, UHCI, and USB specifications Section 1.4, page 17
1.7.3 IDE Support
The board provides four IDE interface connectors:
• Two Parallel ATA IDE connectors, which support a total of four devices (two per connector)
• Two Serial ATA IDE connectors, which support one device per connector
1.7.3.1 Parallel ATA IDE Interfaces
The ICH5’s Parallel ATA IDE controller has two independent bus-mastering Parallel ATA IDE
interfaces that can be independently enabled. The Parallel ATA IDE interfaces support the
following modes:
• Programmed I/O (PIO): processor controls data transfer.
• 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec.
• Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates
of up to 33 MB/sec.
• ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of
up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible.
• ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH5’s ATA-100
logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.
✏ NOTE
ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections,
noise, and inductive coupling.
34
Page 35
Product Description
The Parallel ATA IDE interfaces also support ATAPI devices (such as CD-ROM drives) and ATA
devices using the transfer modes listed in Section 4.4.4.1 on page 106.
The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS)
translation modes. The drive reports the transfer rate and translation mode to the BIOS.
The Desktop Board supports Laser Servo (LS-120) diskette technology through the Parallel ATA
IDE interfaces. An LS-120 drive can be configured as a boot device by setting the BIOS Setup
program’s Boot menu to one of the following:
• ARMD-FDD (ATAPI removable media device – floppy disk drive)
• ARMD-HDD (ATAPI removable media device – hard disk drive)
For information about Refer to
The location of the Parallel ATA IDE connectors on the D865GVHZ board Figure 17, page 68
1.7.3.2 Serial ATA Interfaces
The ICH5’s Serial ATA controller offers two independent Serial ATA ports with a theoretical
maximum transfer rate of 150 MB/s per port. One device can be installed on each port for a
maximum of two Serial ATA devices. A point-to-point interface is used for host to device
connections, unlike Parallel ATA IDE which supports a master/slave configuration and two
devices per channel.
For compatibility, the underlying Serial ATA functionality is transparent to the operating system.
The Serial ATA controller can operate in both legacy and native modes. In legacy mode, standard
IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI resource
steering is used. Native mode is the preferred mode for configurations using the Windows XP and
Windows 2000 operating systems.
NOTE
✏
Many Serial ATA drives use new low-voltage power connectors and require adaptors or power
supplies equipped with low-voltage power connectors.
For more information, see: http://www.serialata.org/
1.7.3.3 SCSI Hard Drive Activity LED Connector (Optional)
The SCSI hard drive activity LED connector is a 1 x 2-pin connector that allows an add-in
hard drive controller to use the same LED as the onboard IDE controller. For proper operation,
this connector should be wired to the LED output of the add-in hard drive controller. The LED
indicates when data is being read from, or written to, either the add-in hard drive controller or the
onboard IDE controller (Parallel ATA or Serial ATA).
For information about Refer to
The location of the SCSI hard drive activity LED connector on the D865GVHZ board Figure 17, page 68
The signal names of the SCSI hard drive activity LED connector Table 35, page 69
1.7.4 Real-Time Clock, CMOS SRAM, and Battery
A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer
is not plugged into a wall socket, the battery has an estimated life of three years. When the
computer is plugged in, the standby current from the power supply extends the life of the battery.
The clock is accurate to ± 13 minutes/year at 25 ºC with 3.3 VSB applied.
✏ NOTE
If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS
RAM at power-on.
1.8 I/O Controller
The I/O controller provides the following features:
• One serial port
• One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port
(EPP) support
• Serial IRQ interface compatible with serialized IRQ support for PCI systems
• PS/2-style mouse and keyboard interfaces
• Interface for one 1.44 MB or 2.88 MB diskette drive
• Intelligent power management, including a programmable wake-up event interface
• PCI power management support
The BIOS Setup program provides configuration options for the I/O controller.
National Semiconductor PC87372 I/O Controller http://www.national.com/
36
Page 37
Product Description
1.8.1 Serial Port
The board has one serial port connector located on the back panel. The serial port supports data
transfers at speeds up to 115.2 kbits/sec with BIOS support.
For information about Refer to
The location of the serial port A connector Figure 14, page 61
1.8.2 Parallel Port
The 25-pin D-Sub parallel port connector is located on the back panel. Use the BIOS Setup
program to set the parallel port mode.
For information about Refer to
The location of the parallel port connector Figure 14, page 61
Setting the parallel port’s mode Table 60, page 102
1.8.3 Diskette Drive Controller
The I/O controller supports one diskette drive. Use the BIOS Setup program to configure the
diskette drive interface.
For information about Refer to
The location of the diskette drive connector on the D865GVHZ board Figure 17, page 68
The supported diskette drive capacities and sizes Table 63, page 108
1.8.4 Keyboard and Mouse Interface
PS/2 keyboard and mouse connectors are located on the back panel.
NOTE
✏
The keyboard is supported in the bottom PS/2 connector and the mouse is supported in the top
PS/2 connector. Power to the computer should be turned off before a keyboard or mouse is
connected or disconnected.
For information about Refer to
The location of the keyboard and mouse connectors Figure 14, page 61
• An audio subsystem based on the Realtek ALC202A codec that provides:
Signal-to-noise ratio ≥ 90 dB
Wake event support (driver dependent)
Mic in pre-amp that supports dynamic, condenser, and electret microphones
• An optional Flex 6 audio subsystem based on the Analog Devices AD1985 codec that
provides:
Advanced jack sense with Auto Topology Switching that enables the audio codec to
recognize what device is connected to an audio port and alerts the user if the wrong type of
device has been connected
Split digital/analog architecture for improved S/N (signal-to-noise) ratio: > 94 dB
1.9.1 Audio Subsystem Software
Audio software and drivers are available from Intel’s World Wide Web site.
For information about Refer to
Obtaining audio software and drivers Section 1.2, page 16
1.9.2 Audio Connectors
The board contains audio connectors on both the back panel and the component side of the board.
The component side audio connectors include the following:
• Front panel audio (a 2 x 5-pin connector that provides mic in and line out signals for front
panel audio connectors)
• Auxiliary line in (a 1 x 4-pin ATAPI-style connector for the left and right channel signals of an
internal audio device to the audio subsystem)
• ATAPI CD-ROM (a 1 x 4-pin ATAPI-style connector for connecting an internal ATAPI
CD-ROM drive to the audio mixer)
• S/PDIF (a 1 x 3-pin connector that provides S/PDIF output signals)
The functions of the back panel audio connectors are dependent on which subsystem is present.
Section 1.9.3 describes back panel audio configuration for the Realtek ALC202A audio subsystem.
®
Section 1.9.4 describes back panel audio configuration for the Intel
For information about Refer to
The location of the front panel audio connector Figure 15, page 63
The signal names of the front panel audio connector Table 25, page 64
The location of the auxiliary line in connector Figure 15, page 63
The signal names of the auxiliary line in connector Table 27, page 64
The location of the ATAPI CD-ROM connector Figure 15, page 63
The signal names of the ATAPI CD-ROM connector Table 26, page 64
The location of the S/PDIF connector Figure 15, page 63
The signal names of the S/PDIF connector Table 28, page 64
Flex 6 audio subsystem.
38
Page 39
Product Description
NOTE
✏
The front panel audio connector is alternately used as a jumper block for routing audio signals.
Refer to Section 2.9.1 on page 74 for more information.
To access the S/PDIF signal with the 5.1 Digital Shared Jack option, connect an 1/8-inch stereo
phone plug to RCA jack adapter/splitter as shown in Figure 8.
Connect to
S/PDIF output
on Back Panel
1/8-inch Stereo
Phone Plug
Figure 8. Adapter for S/PDIF Back Panel Connector
RCA Jack
Left Channel
(White, if colored)
Connect to 5.1
speaker system or
an S/PDIF decoder
OM16108
Figure 9 is a block diagram of the Flex 6 audio subsystem.
Rear Left and Right Out
Front Left and Right Out
Center and LFE (Subwoofer) Out
82801EB
I/O Controller Hub
(ICH5)
AC ’97 Link
AD1985
Audio Codec
Figure 9. Flex 6 Audio Subsystem Block Diagram
For information about Refer to
The front panel audio connector Section 2.9.1, page 74
The back panel audio connectors Section 2.8.1, page 61
S/PDIF
Line In
Mic In
CD-ROM
Auxiliary Line In
OM16102B
40
Page 41
1.10 LAN Subsystem
The LAN subsystem consists of the following:
• Physical layer interface device. As a manufacturing option, the board includes one of the
following Platform LAN Connect (PLC) devices:
Intel 82562EZ PLC for 10/100 Mbits/sec Ethernet LAN connectivity
Intel 82547EI PLC for Gigabit (10/100/1000 Mbits/sec) Ethernet LAN connectivity
• RJ-45 LAN connector with integrated status LEDs
Additional features of the LAN subsystem include:
• PCI bus master interface
• CSMA/CD protocol engine
• Serial CSMA/CD unit interface that supports the 82562EZ
• 8-bit CSA port interface that supports the 82547EI
• PCI power management
Supports ACPI technology
Supports LAN wake capabilities
Product Description
1.10.1 10/100 Mbits/sec LAN Subsystem (Optional)
The 10/100 Mbits/sec LAN subsystem includes the ICH5 (with its CSMA/CD interface), the Intel
82562EZ PLC, and an RJ-45 LAN connector with integrated status LEDs
Table 12 describes the LED states when the board is powered up and the 10/100 Mbits/sec LAN
subsystem is operating.
Table 12. LAN Connector LED States
LED Color LED State Condition
Green
Off LAN link is not established.
On LAN link is established.
Blinking LAN activity is occurring
Off 10 Mbits/sec data rate is selected. Yellow
On 100 Mbits/sec data rate is selected.
1.10.2 Gigabit LAN Subsystem (Optional)
The Gigabit (10/100/1000 Mbits/sec) LAN subsystem includes the GMCH (with its CSA
interface), the Intel 82547EI PLC, and an RJ-45 LAN connector with integrated status LEDs.
1.10.2.1 Intel® 82547EI Platform LAN Connect Device
Intel 82547EI provides the following functions:
• Basic 10/100/1000 Ethernet LAN connectivity
• Communication Streaming Architecture (CSA) port provides higher throughput and lower
latencies than the Intel 82562EZ device, resulting in up to 30% higher bus throughput (up to
wirespeed)
• Full device driver compatibility
• Programmable transit threshold
• Configuration EEPROM that contains the MAC address
1.10.2.2 RJ-45 LAN Connector with Integrated LEDs
Two LEDs are built into the RJ-45 LAN connector (as shown in Figure 11). Table 13 describes
the LED states when the board is powered up and the Gigabit LAN subsystem is operating.
Green LED
Figure 11. LAN Connector LED Locations
Green/Yellow LED
OM16513
42
Page 43
Table 13. LAN Connector LED States
LED Color LED State Condition
Off LAN link is not established.
Left Green
N/A Off 10 Mbits/sec data rate is selected.
Green On 100 Mbits/sec data rate is selected. Right
Yellow
On LAN link is established.
Blinking LAN activity is occurring.
On
1000 Mbits/sec data rate is selected.
1.10.3 Alert Standard Format (ASF) Support
The board supports ASF under either of the following conditions:
• An add-in PCI LAN card with ASF support is installed in PCI bus connector 2
• The Gigabit LAN subsystem is present
For information about Refer to
The location of PCI bus connector 2 Figure 17, page 68
Product Description
NOTE
✏
The board does not support ASF when using the onboard 10/100 LAN subsystem.
1.10.4 LAN Subsystem Software
LAN software and drivers are available from Intel’s World Wide Web site.
For information about Refer to
Obtaining LAN software and drivers Section 1.2, page 16
1.11 Hardware Management Subsystem
The hardware management features enables the Desktop Board to be compatible with the Wired
for Management (WfM) specification. The Desktop Board has several hardware management
features, including the following:
• Fan monitoring and control (through the hardware monitoring and fan control ASIC)
• Thermal and voltage monitoring
• Chassis intrusion detection
For information about Refer to
The WfM specification Section 1.4, page 17
1.11.1 Hardware Monitoring and Fan Control ASIC
The features of the hardware monitoring and fan control ASIC include:
• Two remote thermal diode sensors for direct monitoring of processor temperature and ambient
temperature sensing
• Power supply monitoring of five voltages (+5 V, +12 V, +3.3 VSB, +1.5 V, and +VCCP) to
detect levels above or below acceptable values
• Thermally monitored closed-loop fan control, for all three fans, that can adjust the fan speed or
switch the fans on or off as needed
• SMBus interface
For information about Refer to
The location of the fan connectors and sensors for thermal monitoring Figure 12, page 44
1.11.2 Thermal Monitoring
Figure 12 shows the location of the sensors and fan connectors.
31
Item Description
A
B
C
D
E
F
Thermal diode, located on processor die
Remote ambient temperature sensor
Ambient temperature sensor (internal to hardware monitoring and fan control ASIC)
Processor fan
Rear chassis fan
Front chassis fan
A
B
13
31
F
E
D
OM16405
C
44
Figure 12. Thermal Monitoring
Page 45
Product Description
1.11.3 Fan Monitoring
Fan monitoring can be implemented using Intel® Active Monitor, LANDesk* software, or thirdparty software. The level of monitoring and control is dependent on the hardware monitoring
ASIC used with the Desktop Board.
For information about Refer to
The functions of the fan connectors Section 1.12.2.2, page 49
1.11.4 Chassis Intrusion and Detection
The Desktop Board D865GVHZ supports a chassis security feature that detects if the chassis cover
is removed. The security feature uses a mechanical switch on the chassis that attaches to the
chassis intrusion connector. When the chassis cover is removed, the mechanical switch is in the
closed position.
1.12 Power Management
Power management is implemented at several levels, including:
• Software support through Advanced Configuration and Power Interface (ACPI)
• Hardware support:
Power connector
Fan connectors
LAN wake capabilities
Instantly Available PC technology
Resume on Ring
Wake from USB
Wake from PS/2 devices
Power Management Event signal (PME#) wake-up support
1.12.1 ACPI
ACPI gives the operating system direct control over the power management and Plug and Play
functions of a computer. The use of ACPI with the Desktop Board D865GVHZ requires an
operating system that provides full ACPI support. ACPI features include:
• Plug and Play (including bus and device enumeration)
• Power management control of individual devices, add-in boards (some add-in boards may
require an ACPI-aware driver), video displays, and hard disk drives
• Methods for achieving less than 15-watt system operation in the power-on/standby
sleeping state
• A Soft-off feature that enables the operating system to power-off the computer
• Support for multiple wake-up events (see Table 16 on page 47)
• Support for a front panel power and sleep mode switch
Table 14 lists the system states based on how long the power switch is pressed, depending on how
ACPI is configured with an ACPI-aware operating system.
Table 14. Effects of Pressing the Power Switch
If the system is in this state…
Off
(ACPI G2/G5 – Soft off)
On
(ACPI G0 – working state)
On
(ACPI G0 – working state)
Sleep
(ACPI G1 – sleeping state)
Sleep
(ACPI G1 – sleeping state)
For information about Refer to
The Desktop Boards’ compliance level with ACPI Section 1.4, page 17
…and the power switch is
pressed for
Less than four seconds Power-on
Less than four seconds Soft-off/Standby
More than four seconds Fail safe power-off
Less than four seconds Wake-up
More than four seconds Power-off
…the system enters this state
(ACPI G0 – working state)
(ACPI G1 – sleeping state)
(ACPI G2/G5 – Soft off)
(ACPI G0 – working state)
(ACPI G2/G5 – Soft off)
1.12.1.1 System States and Power States
Under ACPI, the operating system directs all system and device power state transitions. The
operating system puts devices in and out of low-power states based on user preferences and
knowledge of how devices are being used by applications. Devices that are not being used can be
turned off. The operating system uses information from applications and user settings to put the
system as a whole into a low-power state.
Table 15 lists the power states supported by the Desktop Board D865GVHZ along with the
associated system power targets. See the ACPI specification for a complete description of the
various system and power states.
Table 15. Power States and Targeted System Power
Global States Sleeping States
G0 – working
state
G1 – sleeping
state
G1 – sleeping
state
G1 – sleeping
state
S0 – working C0 – working D0 – working
S1 – Processor
stopped
S3 – Suspend to
RAM. Context
saved to RAM.
S4 – Suspend to
disk. Context
saved to disk.
Processor
States
C1 – stop
grant
No power D3 – no power
No power D3 – no power
Device States
state.
D1, D2, D3 –
device
specification
specific.
except for
wake-up logic.
except for
wake-up logic.
Targeted System
(Note 1)
Power
Full power > 30 W
5 W < power < 52.5 W
Power < 5 W
Power < 5 W
(Note 2)
(Note 2)
continued
46
Page 47
Table 15. Power States and Targeted System Power (continued)
Global States Sleeping States
G2/S5 S5 – Soft off.
Context not saved.
Cold boot is
required.
G3 –
mechanical off
AC power is
disconnected
from the
computer.
Notes:
1. Total system power is dependent on the system configuration, including add-in boards and peripherals powered
by the system chassis’ power supply.
2. Dependent on the standby power consumption of wake-up devices used in the system.
No power to the
system.
Processor
States
No power D3 – no power
No power D3 – no power for
Device States
except for
wake-up logic.
wake-up logic,
except when
provided by
battery or external
source.
Targeted System
Power
Power < 5 W
No power to the system.
Service can be performed
safely.
1.12.1.2 Wake-up Devices and Events
Product Description
(Note 1)
(Note 2)
Table 16 lists the devices or specific events that can wake the computer from specific states.
Table 16. Wake-up Devices and Events
These devices/events can wake up the computer… …from this state
LAN S1, S3, S4, S5
Modem (back panel Serial Port A) S1, S3
PME# signal S1, S3, S4, S5
Power switch S1, S3, S4, S5
PS/2 devices S1, S3
RTC alarm S1, S3, S4, S5
USB S1, S3
Note: For LAN and PME# signal, S5 is disabled by default in the BIOS Setup program. Setting this option to Power On
will enable a wake-up event from LAN in the S5 state.
NOTE
✏
(Note)
(Note)
The use of these wake-up events from an ACPI state requires an operating system that provides full
ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake
events.
Ensure that the power supply provides adequate +5 V standby current if LAN wake capabilities
and Instantly Available PC technology features are used. Failure to do so can damage the power
supply. The total amount of standby current required depends on the wake devices supported and
manufacturing options.
The Desktop Board D865GVHZ provide several power management hardware features, including:
• Power connector
• Fan connectors
• LAN wake capabilities
• Instantly Available PC technology
• Resume on Ring
• Wake from USB
• Wake from PS/2 keyboard
• PME# signal wake-up support
LAN wake capabilities and Instantly Available PC technology require power from the +5 V
standby line. The sections discussing these features describe the incremental standby power
requirements for each.
Resume on Ring enables telephony devices to access the computer when it is in a power-managed
state. The method used depends on the type of telephony device (external or internal).
NOTE
✏
The use of Resume on Ring and Wake from USB technologies from an ACPI state requires an
operating system that provides full ACPI support.
1.12.2.1 Power Connector
ATX12V-, SFX12V-, and TFX12V-compliant power supplies can turn off the system power
through system control. When an ACPI-enabled system receives the correct command, the power
supply removes all non-standby voltages.
When resuming from an AC power failure, the computer returns to the power state it was in before
power was interrupted (on or off). The computer’s response can be set using the Last Power State
feature in the BIOS Setup program’s Boot menu.
For information about Refer to
The location of the power connector Figure 15, page 63
The signal names of the power connector Table 32, page 66
The BIOS Setup program’s Boot menu Table 74, page 119
The ATX12V, SFX12V, and TFX12V specifications Section 1.4, page 17
48
Page 49
1.12.2.2 Fan Connectors
Table 17 summarizes the function/operation of the fan connectors.
Table 17. Fan Connector Function/Operation
Connector Description
Processor fan • +12 V DC connection for a processor fan or active fan heatsink.
• Fan is on in the S0 or S1 state.
Fan is off when the system is off or in the S3, S4, or S5 state.
• Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
• Closed-loop fan control (optional) that can adjust the fan speed or switch the fans
on or off as needed.
Front chassis fan • +12 V DC connection for a system or chassis fan.
• Fan is on in the S0 or S1 state.
Fan is off when the system is off or in the S3, S4, or S5 state.
• Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
• Closed-loop fan control that can adjust the fan speed or switch the fans on or off
as needed.
Rear chassis fan • +12 V DC connection for a system or chassis fan.
• Fan is on in the S0 or S1 state.
Fan is off when the system is off or in the S3, S4, or S5 state.
• Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
• Closed-loop fan control that can adjust the fan speed or switch the fans on or off
as needed.
For information about Refer to
The location of the fan connectors Figure 15, page 63
The location of the fan connectors and sensors for thermal monitoring Figure 12, on page 44
The signal names of the fan connectors Section 2.8.2.2, page 63
Product Description
1.12.2.3 LAN Wake Capabilities
CAUTION
For LAN wake capabilities, the +5 V standby line for the power supply must be capable of
providing adequate +5 V standby current. Failure to provide adequate standby current when
implementing LAN wake capabilities can damage the power supply.
LAN wake capabilities enable remote wake-up of the computer through a network. The LAN
subsystem PCI bus network adapter monitors network traffic at the Media Independent Interface.
Upon detecting a Magic Packet* frame, the LAN subsystem asserts a wake-up signal that powers
up the computer. Depending on the LAN implementation, the Desktop Board D865GVHZ
supports LAN wake capabilities with ACPI in the following ways:
• The PCI bus PME# signal for PCI 2.2 compliant LAN designs
For Instantly Available PC technology, the +5 V standby line for the power supply must be
capable of providing adequate +5 V standby current. Failure to provide adequate standby current
when implementing Instantly Available PC technology can damage the power supply.
Instantly Available PC technology enables the Desktop Board D865GVHZ to enter the ACPI S3
(Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the
power supply is off, and the front panel LED is amber if dual colored, or off if single colored.)
When signaled by a wake-up device or event, the system quickly returns to its last known wake
state. Table 16 on page 47 lists the devices and events that can wake the computer from the
S3 state.
The Desktop Board D865GVHZ supports the PCI Bus Power Management Interface Specification.
For information on the version of this specification, see Section 1.4. Add-in boards that also
support this specification can participate in power management and can be used to wake the
computer.
The use of Instantly Available PC technology requires operating system support and PCI 2.2
compliant add-in cards and drivers.
50
Page 51
Product Description
1.12.2.5 +5 V Standby Power Indicator LED
The +5 V standby power indicator LED shows that power is still present even when the computer
appears to be off. Figure 13 shows the location of the standby power indicator LED on the
D865GVHZ board.
CAUTION
If AC power has been switched off and the standby power indicator is still lit, disconnect the power
cord before installing or removing any devices connected to the board. Failure to do so could
damage the board and any attached devices.
CR8H1
OM16406
Figure 13. Location of the Standby Power Indicator LED on the D865GVHZ Board
Sections 2.2 - 2.6 contain several standalone tables. Table 18 describes the system memory map,
Table 19 lists the DMA channels, Table 20 shows the I/O map, Table 21 defines the PCI
configuration space map, and Table 23 describes the interrupts. The remaining sections in this
chapter are introduced by text found with their respective section headings.
00 00 and 06 00 Memory controller of Intel 82865GV component
00 02 00 Intel Extreme Graphics 2 controller
00 03 00 PCI to CSA Bridge (virtual PCI-to-PCI)
00 1E 00 Hub link to PCI bridge
00 1F 00 Intel 82801EB ICH5 PCI to LPC bridge
00 1F 01 Parallel ATA IDE controller
00 1F 02 Serial ATA controller
00 1F 03 SMBus controller
00 1F 05 AC ’97 audio controller
00 1F 06 AC ’97 modem controller
00 1D 00 USB UHCI controller 1
00 1D 01 USB UHCI controller 2
00 1D 02 USB UHCI controller 3
00 1D 03 USB UHCI controller 4
00 1D 07 EHCI controller
(Note)
(Note)
(Note)
(Note)
(Note)
Note: The PCI configuration space bus number for this item will vary depending on the presence or absence of the
Gigabit LAN subsystem. Table 22 lists the variations.
Device
Number (hex)
Function
Number (hex) Description
01 00 Intel 82547EI Gigabit LAN PLC (if present)
08 00 Intel 82562EZ 10/100 Mbits/sec LAN PLC (if present)
00 00 PCI bus connector 1
01 00 PCI bus connector 2
02 00 PCI bus connector 3
Table 22. PCI Configuration Space Bus Number Options
Is the Gigabit LAN subsystem present? Configuration Space Map bus numbers
No • PCI bus connectors − bus number = 01
Yes • Intel 82547EI Gigabit LAN PLC − bus number = 01
56
• Intel 82562EZ 10/100 LAN PLC − bus number = 01
• PCI bus connectors − bus number = 02
Page 57
Technical Reference
2.6 Interrupts
The interrupts can be routed through either the Programmable Interrupt Controller (PIC) or the
Advanced Programmable Interrupt Controller (APIC) portion of the ICH5 component. The PIC is
supported in Windows 98 SE and Windows ME and uses the first 16 interrupts. The APIC is
supported in Windows 2000 and Windows XP and supports a total of 24 interrupts.
Table 23. Interrupts
IRQ System Resource
NMI I/O channel check
0 Reserved, interval timer
1 Reserved, keyboard buffer full
2 Reserved, cascade interrupt from slave PIC
3 COM2
4 COM1
5 LPT2 (Plug and Play option)/User available
6 Diskette drive
7 LPT1
8 Real-time clock
9 Reserved for ICH5 system management bus
10 User available
11 User available
12 Onboard mouse port (if present, else user available)
13 Reserved, math coprocessor
14 Primary IDE/Serial ATA (if present, else user available)
15 Secondary IDE/Serial ATA (if present, else user available)
(Note 2)
16
17
18
19
20
21
22
23
Notes:
1. Default, but can be changed to another IRQ.
2. Available in APIC mode only.
USB UHCI controller 1 / USB UHCI controller 4 (through PIRQA)
(Note 2)
AC ‘97 audio/modem/User available (through PIRQB)
(Note 2)
ICH5 USB controller 3 (through PIRQC)
(Note 2)
ICH5 USB controller 2 (through PIRQD)
(Note 2)
ICH5 LAN (through PIRQE)
(Note 2)
User available (through PIRQF)
(Note 2)
User available (through PIRQG)
(Note 2)
ICH5 USB 2.0 EHCI controller/User available (through PIRQH)
This section describes interrupt sharing and how the interrupt signals are connected between the
PCI bus connectors and onboard PCI devices. The PCI specification specifies how interrupts can
be shared between devices attached to the PCI bus. In most cases, the small amount of latency
added by interrupt sharing does not affect the operation or throughput of the devices. In some
special cases where maximum performance is needed from a device, a PCI device should not share
an interrupt with other PCI devices. Use the following information to avoid sharing an interrupt
with a PCI add-in card.
PCI devices are categorized as follows to specify their interrupt grouping:
• INTA: By default, all add-in cards that require only one interrupt are in this category. For
almost all cards that require more than one interrupt, the first interrupt on the card is also
classified as INTA.
• INTB: Generally, the second interrupt on add-in cards that require two or more interrupts is
classified as INTB. (This is not an absolute requirement.)
• INTC and INTD: Generally, a third interrupt on add-in cards is classified as INTC and a
fourth interrupt is classified as INTD.
The ICH5 has eight Programmable Interrupt Request (PIRQ) input signals. All PCI interrupt
sources either onboard or from a PCI add-in card connect to one of these PIRQ signals. Some PCI
interrupt sources are electrically tied together on the Desktop Board D865GVHZ and therefore
share the same interrupt. Table 24 shows an example of how the PIRQ signals are routed.
For example, using Table 24 as a reference, assume an add-in card using INTA is plugged into PCI
bus connector 3. In PCI bus connector 3, INTA is connected to PIRQB, which is already
connected to the ICH5 audio controller. The add-in card in PCI bus connector 3 now shares an
interrupt with the onboard interrupt source.
58
Page 59
Technical Reference
Table 24. PCI Interrupt Routing Map
PCI Interrupt Source
ICH5 USB UHCI controller 1 INTA
SMBus controller INTB
ICH5 USB UHCI controller 2 INTB
AC ’97 ICH5 Audio INTB
ICH5 LAN INTA
ICH5 USB UHCI controller 3 INTC
ICH5 USB UHCI controller 4 INTA
ICH5 USB 2.0 EHCI controller
PCI bus connector 1 INTD INTA INTB INTC
PCI bus connector 2 INTC INTB INTA INTD
PCI bus connector 3 INTD INTA INTB INTC
Serial ATA INTA
PIRQA PIRQB PIRQC PIRQD PIRQE PIRQF PIRQG PIRQH
INTD
ICH5 PIRQ Signal Name
NOTE
✏
In PIC mode, the ICH5 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6,
7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a
unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or
more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 23 for the
allocation of PIRQ lines to IRQ signals in APIC mode.
Only the following connectors have overcurrent protection: Back panel and front panel USB,
PS/2, and VGA.
The other internal connectors are not overcurrent protected and should connect only to devices
inside the computer’s chassis, such as fans and internal peripherals. Do not use these connectors
to power devices external to the computer’s chassis. A fault in the load presented by the external
devices could cause damage to the computer, the power cable, and the external devices themselves.
This section describes the board’s connectors. The connectors can be divided into these groups:
• Back panel I/O connectors (see page 61)
PS/2 keyboard and mouse
USB (four ports)
Parallel port
Serial port A
VGA port
LAN
Audio (line out, line in, and mic in)
• Internal I/O connectors (see page 62)
Audio (auxiliary line input, ATAPI CD-ROM, and front panel audio)
Fans [three]
Power
Add-in boards (PCI)
Parallel ATA IDE
Diskette drive
SCSI hard drive activity LED (optional)
Chassis intrusion
Serial ATA
• External I/O connectors (see page 70)
Front panel USB (two connector for four ports)
Auxiliary front panel power/sleep/message-waiting LED
Front panel (power/sleep/message-waiting LED, power switch, hard drive activity LED,
reset switch, and auxiliary front panel power LED)
NOTE
✏
When installing the D865GVHZ board in a microATX chassis, make sure that peripheral devices
are installed at least 1.5 inches above the main power connector, the diskette drive connector, the
Parallel ATA IDE connectors, and the DIMM sockets.
60
Page 61
2.8.1 Back Panel Connectors
Figure 14 shows the location of the back panel connectors. The back panel connectors are
color-coded in compliance with PC 99 recommendations. The figure legend below lists the
colors used.
The back panel audio line out connector is designed to power headphones or amplified speakers
only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.
2.8.2 Internal I/O Connectors
The internal I/O connectors are divided into the following functional groups:
• Audio (see page 63)
Auxiliary line in
ATAPI CD-ROM
Front panel audio
• Power and hardware control (see page 65)
Fans [3]
ATX12V power
Main power
Chassis intrusion
• Add-in boards and peripheral interfaces (see page 68)
PCI bus
Parallel ATA IDE
Diskette drive
SCSI hard drive activity LED (optional)
Serial ATA
2.8.2.1 Expansion Slots
The board has three PCI rev 2.2 compliant local bus slots. The SMBus is routed to PCI bus
connector 2 only (ATX expansion slot 6). PCI add-in cards with SMBus support can access sensor
data and other information residing on the Desktop Board.
NOTE
✏
The SMBus routing to the PCI bus connectors does not conform to the PCI Engineering Change
Notice (ECN) “Addition of the SMBus to the PCI Connector ECN”, dated October 5th, 2000. The
ECN specifies that SMBus signals must be routed to all PCI bus connectors. On this board,
SMBus signals are routed to PCI bus connector 2 only. Add-in cards that implement PCI bus
connector pins A40 and A41 for any purpose other than SMBCLK (SMBus clock) and SMBDAT
(SMBus data) should not be installed in PCI bus connector 2.
For information about Refer to
Addition of the SMBus to the PCI Connector ECN http://www.pcisig.com/data/specifications/smb_ecn_04
0501.pdf
NOTE
✏
This document references back-panel slot numbering with respect to processor location on the
board. PCI slots are identified as PCI slot #x, starting with the slot closest to the processor.
Figure 17 (page 68) illustrates the board’s PCI slot numbering.
62
Page 63
2.8.2.2 Audio Connectors
Figure 15 shows the location of the audio connectors.
Technical Reference
A
B
C
D
12
910
14
14
13
OM16408
Item Description For more information see:
A
Front panel audio Table 25
B ATAPI CD-ROM Table 26
The front panel audio connector is alternately used as a jumper block for routing audio signals.
Refer to Section 2.9.1 on page 74 for more information.
Table 26. ATAPI CD-ROM Connector
Pin Signal Name
1 Left audio input from CD-ROM
2 CD audio differential ground
3 CD audio differential ground
4 Right audio input from CD-ROM
Table 27. Auxiliary Line In Connector
Pin Signal Name
1 Left auxiliary line in
2 Ground
3 Ground
4 Right auxiliary line in
Table 28. S/PDIF Connector
Pin Signal Name
1 +5 V
2 S/PDIF-OUT
3 Ground
64
Page 65
2.8.2.3 Power and Hardware Control Connectors
Figure 16 shows the location of the power and hardware control connectors.
• Use only ATX12V-, SFX12V-, or TFX12V-compliant power supplies with the Desktop Board
D865GVHZ. ATX12V, SFX12V, and TFX12V power supplies have an additional power lead
that provides required supplemental power for the processor. Always connect the 20-pin and
4-pin leads of ATX12V, SFX12V, and TFX12V power supplies to the corresponding connectors
on the desktop board, otherwise the board will not boot.
• Do not use a standard ATX power supply. The board will not boot with a standard ATX power
2.8.2.4 Add-in Board and Peripheral Interface Connectors
Figure 17 shows the location of the add-in board connector and peripheral connectors for the
Desktop Board D865GVHZ. Note the following considerations for the PCI bus connectors:
• All of the PCI bus connectors are bus master capable.
• SMBus signals are routed to PCI bus connector 2. This enables PCI bus add-in boards with
SMBus support to access sensor data on the Desktop Board. The specific SMBus signals are
as follows:
The SMBus clock line is connected to pin A40.
The SMBus data line is connected to pin A41.
ABC
40
2
1
1
2
1
HFGIE
39
1
39
34
33
D
OM16410
Item Description Item Description
A PCI bus connector 3 F Secondary Parallel ATA IDE [white]
B PCI bus connector 2 G SCSI hard drive activity LED (optional)
C PCI bus connector 1 H Serial ATA connector 1
D Diskette drive I Serial ATA connector 0
E Primary Parallel ATA IDE [black]
Figure 17. D865GVHZ Add-in Board and Peripheral Interface Connectors
Figure 18 shows the locations of the external I/O connectors.
1
D
C
2
10
1
2
10
129
13
AB
OM16411
Item Description Color For more information see:
A Auxiliary front panel power/sleep/message-waiting LED Black Table 37
B Front panel White Table 38
C Front panel USB Black Figure 20
D Front panel USB Black Figure 20
Figure 18. External I/O Connectors
70
Page 71
Technical Reference
2.8.3.1 Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector
Pins 1 and 3 of this connector duplicate the signals on pins 2 and 4 of the front panel connector.
Table 37. Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector
Pin Signal Name In/Out Description
1 HDR_BLNK_GRN Out Front panel green LED
2 Not connected
3 HDR_BLNK_YEL Out Front panel yellow LED
2.8.3.2 Front Panel Connector
This section describes the functions of the front panel connector. Table 38 lists the signal names
of the front panel connector. Figure 19 is a connection diagram for the front panel connector.
Table 38. Front Panel Connector
Pin Signal In/Out Description Pin Signal In/Out Description
Hard Drive Activity LED Power LED
1 HD_PWR Out Hard disk LED pull-up
(750 Ω) to +5 V
3 HAD# Out Hard disk active LED 4 HDR_BLNK_
Reset Switch On/Off Switch
5 Ground Ground 6 FPBUT_IN In Power switch
7 FP_RESET# In Reset switch 8 Ground Ground
Power Not Connected
9 +5 V Power 10 N/C Not connected
2 HDR_BLNK_
GRN
YEL
Out Front panel green
LED
Out Front panel yellow
LED
Single-colored
Power LED
Hard Drive
Activity LED
Reset
Switch
+5 V DC
2
1
4
3
6
5
8
7
9
Power
Switch
N/C
Figure 19. Connection Diagram for Front Panel Connector
Pins 1 and 3 can be connected to an LED to provide a visual indicator that data is being read from
or written to a hard drive. Proper LED function requires one of the following:
• A Serial ATA hard drive connected to an onboard Serial ATA connector
• A Parallel ATA IDE hard drive connected to an onboard Parallel ATA IDE connector
2.8.3.2.2 Reset Switch Connector
Pins 5 and 7 can be connected to a momentary single pole, single throw (SPST) type switch that is
normally open. When the switch is closed, the board resets and runs the POST.
2.8.3.2.3 Power/Sleep/Message Waiting LED Connector
Pins 2 and 4 can be connected to a one- or two-color LED. Table 39 shows the possible states for
a one-color LED. Table 40 shows the possible states for a two-color LED.
Table 39. States for a One-Color Power LED
LED State Description
Off Power off/sleeping
Steady Green Running
Blinking Green Running/message waiting
Table 40. States for a Two-Color Power LED
LED State Description
Off Power off
Steady Green Running
Blinking Green Running/message waiting
Steady Yellow Sleeping
Blinking Yellow Sleeping/message waiting
✏ NOTE
To use the message waiting function, ACPI must be enabled in the operating system and a
message-capturing application must be invoked.
2.8.3.2.4 Power Switch Connector
Pins 6 and 8 can be connected to a front panel momentary-contact power switch. The switch must
pull the SW_ON# pin to ground for at least 50 ms to signal the power supply to switch on or off.
(The time requirement is due to internal debounce circuitry on the board.) At least two seconds
must pass before the power supply will recognize another on/off signal.
72
Page 73
Technical Reference
2.8.3.3 Front Panel USB Connectors
Figure 20 is a connection diagram for the front panel USB connectors.
INTEGRATOR’S NOTES
#
• The +5 V DC power on the USB connector is fused.
• Pins 1, 3, 5, and 7 comprise one USB port.
• Pins 2, 4, 6, and 8 comprise one USB port.
• Use only a front panel USB connector that conforms to the USB 2.0 specification for high-
speed USB devices.
Power
(+5 V DC)
D−
D+
Ground
No Connect
One
USB
Port
OM15963
One
USB
Port
Power
(+5 V DC)
D−
D+
Ground
Key (no pin)
2
1
4
3
6
5
8
7
10
Figure 20. Connection Diagram for Front Panel USB Connectors
Do not move any jumpers with the power on. Always turn off the power and unplug the power
cord from the computer before changing a jumper setting. Otherwise, the Desktop Board could be
damaged.
Figure 21 shows the location of the jumper blocks.
A
2
1
10
9
J9A1
B
31
J8H3
OM16412
Item Description Reference Designator
A Front panel audio connector/jumper block J9A1
B BIOS Setup configuration jumper block J8H3
Figure 21. Location of the Jumper Blocks
2.9.1 Front Panel Audio Connector/Jumper Block
This connector has two functions:
• With jumpers installed, the audio line out signals are routed to the back panel audio line out
connector.
• With jumpers removed, the connector provides audio line out and mic in signals for front panel
audio connectors.
74
Page 75
Technical Reference
Table 41 describes the two configurations of this connector/jumper block.
CAUTION
Do not place jumpers on this block in any configuration other than the one described in Table 41.
Other jumper configurations are not supported and could damage the Desktop Board.
Table 41. Front Panel Audio Connector/Jumper Block
Jumper Setting Configuration
1
3 4
5
7
9
2
6
10
1
34
5
7
9
2
6
10
1 and 2
5 and 6
9 and 10
No jumpers
installed
Audio line out signals are routed to the back panel audio line out
connector. The back panel audio line out connector is shown in Figure 14
on page 61.
Table 25 on page 64 lists the names of the signals available on this
connector when no jumpers are installed.
INTEGRATOR’S NOTE
#
When the jumpers are removed and this connector is used for front panel audio, the back panel
audio line out and mic in connectors are disabled.
2.9.2 BIOS Setup Configuration Jumper Block
The 3-pin jumper block determines the BIOS Setup program’s mode. Table 42 describes the
jumper settings for the three modes: normal, configure, and recovery. When the jumper is set to
configure mode and the computer is powered-up, the BIOS compares the processor version and the
microcode version in the BIOS and reports if the two match.
The Desktop Board D865GVHZ is designed to fit into either a microATX or an ATX-form-factor
chassis. Figure 22 illustrates the mechanical form factor for the Desktop Board D865GVHZ.
Dimensions are given in inches [millimeters]. The outer dimensions are 9.60 inches by
8.50 inches [243.84 millimeters by 215.90 millimeters]. Location of the I/O connectors and
mounting holes are in compliance with the ATX specification (see Section 1.4).
NOTE
✏
When installing the Desktop Board in a microATX chassis, make sure that peripheral devices are
installed at least 1.5 inches above the main power connector, the diskette drive connector, and the
Parallel ATA IDE connector, and the DIMM sockets.
1.800
[45.72]
6.500
[165.10]
6.100
[154.94]
5.200
[132.08]
0.00
2.000
[50.8]
3.150
[80.01]
2.600
[66.04]
0.00
6.200
[157.48]
Figure 22. Desktop Board D865GVHZ Dimensions
6.450
[163.83]
OM16413
76
Page 77
Technical Reference
2.10.1 I/O Shield
The back panel I/O shield for the Desktop Board D865GVHZ must meet specific dimension and
material requirements. Systems based on this Desktop Board need the back panel I/O shield to
pass certification testing. Figure 23 shows the I/O shield. Dimensions are given in inches to a
tolerance of ±0.02 inches.
The figure also indicates the position of each cutout. Additional design considerations for I/O
shields relative to chassis requirements are described in the ATX specification. See Section 1.4 for
information about the ATX specification.
NOTE
✏
The I/O shield drawings in this document are for reference only. An I/O shield compliant with the
ATX chassis specification 2.03 is available from Intel.
Table 43 lists the DC loading characteristics of the board. This data is based on a DC analysis of
all active components within the board that impact its power delivery subsystems. The analysis
does not include PCI add-in cards. Minimum values assume a light load placed on the board that
is similar to an environment with no applications running and no USB current draw. Maximum
values assume a load placed on the board that is similar to a heavy gaming environment with a
500 mA current draw per USB port. These calculations are not based on specific processor values
or memory configurations but are based on the minimum and maximum current draw possible
from the board’s power delivery subsystems to the processor, memory, and USB ports.
Use the datasheets for add-in cards, such as PCI, to determine the overall system power
requirements. The selection of a power supply at the system level is dependent on the system’s
usage model and not necessarily tied to a particular processor speed.
Table 43. DC Loading Characteristics
DC Current at:
Mode DC Power +3.3 V +5 V +12 V -12 V +5 VSB
Minimum loading 190.00 W 5.00 A 11.00 A 9.00 A 0.03 A 0.60 A
Maximum loading 286.00 W 11.00 A 15.00 A 13.00 A 0.10 A 1.40 A
2.11.2 Add-in Board Considerations
The Desktop Board D865GVHZ is designed to provide 2 A (average) of +5 V current for each
add-in board. The total +5 V current draw for add-in boards for a fully loaded Desktop Board
D865GVHZ (all three expansion slots filled) must not exceed 6 A.
2.11.3 Fan Connector Current Capability
CAUTION
The processor fan must be connected to the processor fan connector, not to a chassis fan
connector. Connecting the processor fan to a chassis fan connector may result in onboard
component damage that will halt fan operation.
Table 44 lists the current capability of the fan connectors.
Table 44. Fan Connector Current Capability
Fan Connector Maximum Available Current
Processor fan 1.0 A
Front chassis fan 0.6 A
Rear chassis fan 0.6 A
78
Page 79
Technical Reference
2.11.4 Power Supply Considerations
CAUTION
The +5 V standby line for the power supply must be capable of providing adequate +5 V standby
current. Failure to do so can damage the power supply. The total amount of standby current
required depends on the wake devices supported and manufacturing options.
System integrators should refer to the power usage values listed in Table 43 when selecting a
power supply for use with the board.
Additional power required will depend on configurations chosen by the integrator.
The power supply must comply with the following recommendations found in the indicated
sections of the ATX form factor specification.
• The potential relation between 3.3 VDC and +5 VDC power rails (Section 4.2)
• The current capability of the +5 VSB line (Section 4.2.1.2)
• All timing parameters (Section 4.2.1.3)
• All voltage tolerances (Section 4.2.2)
For information about Refer to
The ATX form factor specification
Section 1.4, page 17
2.12 Thermal Considerations
CAUTION
The use of an Intel Pentium 4 processor operating above 2.80 GHz with this Intel desktop board
requires the following:
• A chassis with appropriate airflow to ensure proper cooling of the components on the board
• A processor fan heatsink that meets the thermal performance targets for Pentium 4 processors
operating above 2.80 GHz
Failure to ensure appropriate airflow may result in reduced performance of both the processor
and/or voltage regulator or, in some instances, damage to the desktop board. For a list of chassis
that have been tested with Intel desktop boards please refer to the following website:
All responsibility for determining the adequacy of any thermal or system design remains solely
with the reader. Intel makes no warranties or representations that merely following the
instructions presented in this document will result in a system with adequate thermal performance.
Ensure that the ambient temperature does not exceed the Desktop Board’s maximum operating
temperature. Failure to do so could cause components to exceed their maximum case temperature
and malfunction. For information about the maximum operating temperature, see the
environmental specifications in Section 2.14.
CAUTION
Ensure that proper airflow is maintained in the processor voltage regulator circuit. Failure to do
so may result in damage to the voltage regulator circuit. The processor voltage regulator area
(item A in Figure 24) can reach a temperature of up to 85
Figure 24 shows the locations of the localized high temperature zones.
o
C in an open chassis.
D
Item Description
A Processor voltage regulator area
B Processor
C Intel 82865GV GMCH
D Intel 82801EB ICH5
OM16414
A
B
C
80
Figure 24. Localized High Temperature Zones
Page 81
Technical Reference
Table 45 provides maximum case temperatures for the Desktop Board D865GVHZ components
that are sensitive to thermal changes. The operating temperature, current load, or operating
frequency could affect case temperatures. Maximum case temperatures are important when
considering proper airflow to cool the Desktop Board D865GVHZ.
Table 45. Thermal Considerations for Components
Component Maximum Case Temperature
Intel Pentium 4 processor For processor case temperature, see processor datasheets and
The Mean Time Between Failures (MTBF) prediction is calculated using component and
subassembly random failure rates. The calculation is based on the Bellcore Reliability Prediction
Procedure, TR-NWT-000332, Issue 4, September 1991. The MTBF prediction is used to estimate
repair rates and spare parts requirements.
The MTBF data is calculated from predicted data at 55 ºC. The Desktop Board D865GVHZ
MTBF is 149979.68 hours.
2.14 Environmental
Table 46 lists the environmental specifications for the Desktop Board D865GVHZ.
This device complies with Part 15 of the FCC Rules. Operation is subject to the following two
conditions: (1) This device may not cause harmful interference, and (2) this device must accept
any interference received, including interference that may cause undesired operation.
This equipment has been tested and found to comply with the limits for a Class B digital device,
pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection
against harmful interference in a residential environment. This equipment generates, uses, and can
radiate radio frequency energy and, if not installed and used in accordance with the instructions,
may cause harmful interference to radio communications. However, there is no guarantee that
interference will not occur in a particular installation. If this equipment does cause harmful
interference to radio or television reception, which can be determined by turning the equipment off
and on, the user is encouraged to try to correct the interference by one or more of the following
measures:
• Reorient or relocate the receiving antenna.
• Increase the separation between the equipment and the receiver.
• Connect the equipment to a different electrical branch circuit from that to which the receiver is
connected.
• Consult the dealer or an experienced radio/TV technician for help.
Any changes or modifications to the equipment not expressly approved by Intel Corporation could
void the user’s authority to operate the equipment.
2.15.2.2 Canadian Compliance Statement
This Class B digital apparatus complies with Canadian ICES-003.
Cet appereil numérique de la classe B est conforme à la norme NMB-003 du Canada.
2.15.3 European Union Declaration of Conformity Statement
We, Intel Corporation, declare under our sole responsibility that the product: Intel
D865GVHZ is in conformity with all applicable essential requirements necessary for CE marking,
following the provisions of the European Council Directive 89/336/EEC (EMC Directive) and
Council Directive 73/23/EEC (Safety/Low Voltage Directive).
The product is properly CE marked demonstrating this conformity and is for distribution within all
member states of the EU with no restrictions.
This product follows the provisions of the European Directives 89/336/EEC and 73/23/EEC.
®
Desktop Board
84
Page 85
Technical Reference
2.15.4 Product Ecology Statements
The following information is provided to address worldwide product ecology concerns and
regulations.
2.15.4.1 Disposal Considerations
This product contains the following materials that may be regulated upon disposal: lead solder on
the printed wiring board assembly.
2.15.4.2 Recycling Considerations
Intel encourages its customers to recycle its products and their components (e.g., batteries, circuit
boards, plastic enclosures, etc.) whenever possible. In the U.S., a list of recyclers in your area can
be found at:
http://www.eiae.org/
In the absence of a viable recycling option, products and their components must be disposed of in
accordance with all applicable local environmental regulations.
Table 49 lists the board’s product certification markings.
Table 49. Product Certification Markings
Description Marking
UL joint US/Canada Recognized Component mark. Includes adjacent
UL file number for Intel Desktop Boards: E210882 (component side).
FCC Declaration of Conformity logo mark for Class B equipment;
includes Intel name and D865GVHZ model designation (component
side).
CE mark. Declares compliance to European Union (EU) EMC directive
(89/336/EEC) and Low Voltage directive (73/23/EEC) (component side).
The CE mark should also be on the shipping container.
Australian Communications Authority (ACA) C-Tick mark. Includes
adjacent Intel supplier code number, N-232. The C-tick mark should
also be on the shipping container.
Printed wiring board manufacturer’s recognition mark: consists of a
unique UL recognized manufacturer’s logo, along with a flammability
rating (solder side).
The Desktop Board D865GVHZ use an Intel/AMI BIOS that is stored in the Firmware Hub (FWH)
and can be updated using a disk-based program. The FWH contains the BIOS Setup program,
POST, the PCI auto-configuration utility, and Plug and Play support.
The BIOS displays a message during POST identifying the type of BIOS and a revision code. The
initial production BIOSs are identified as BF86510A.86A.
When the BIOS Setup configuration jumper is set to configure mode and the computer is poweredup, the BIOS compares the CPU version and the microcode version in the BIOS and reports if the
two match.
For information about Refer to
The Desktop Boards’ compliance level with Plug and Play Section 1.4, page 17
3.2 BIOS Flash Memory Organization
The Firmware Hub (FWH) includes a 4 Mbit (512 KB) symmetrical flash memory device.
The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards.
Autoconfiguration lets a user insert or remove PCI cards without having to configure the system.
When a user turns on the system after adding a PCI card, the BIOS automatically configures
interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are
considered to be available for use by the add-in card.
For information about Refer to
The versions of PCI and Plug and Play supported by the BIOS Section 1.4, page 17
3.3.2 PCI IDE Support
If you select Auto in the BIOS Setup program, the BIOS automatically sets up the two
PCI IDE connectors with independent I/O channel support. The IDE interface supports hard drives
up to ATA-66/100 and recognizes any ATAPI compliant devices, including CD-ROM drives, tape
drives, and Ultra DMA drives (see Section 1.4 for the supported version of ATAPI). The BIOS
determines the capabilities of each drive and configures them to optimize capacity and
performance. To take advantage of the high capacities typically available today, hard drives are
automatically configured for Logical Block Addressing (LBA) and to PIO Mode 3 or 4, depending
on the capability of the drive. You can override the auto-configuration options by specifying
manual configuration in the BIOS Setup program.
To use ATA-66/100 features the following items are required:
• An ATA-66/100 peripheral device
• An ATA-66/100 compatible cable
• ATA-66/100 operating system device drivers
NOTE
✏
Do not connect an ATA device as a slave on the same IDE cable as an ATAPI master device. For
example, do not connect an ATA hard drive as a slave to an ATAPI CD-ROM drive.
88
Page 89
Overview of BIOS Features
3.4 System Management BIOS (SMBIOS)
SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in
a managed network.
The main component of SMBIOS is the Management Information Format (MIF) database, which
contains information about the computing system and its components. Using SMBIOS, a system
administrator can obtain the system types, capabilities, operational status, and installation dates for
system components. The MIF database defines the data and provides the method for accessing this
information. The BIOS enables applications such as third-party management software to use
SMBIOS. The BIOS stores and reports the following SMBIOS information:
• BIOS data, such as the BIOS revision level
• Fixed-system data, such as peripherals, serial numbers, and asset tags
• Resource data, such as memory size, cache size, and processor speed
• Dynamic data, such as event detection and error logging
Non-Plug and Play operating systems, such as Windows NT*, require an additional interface for
obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such
operating systems. Using this support, an SMBIOS service-level application running on a
non-Plug and Play operating system can obtain the SMBIOS information.
For information about Refer to
The Desktop Boards’ compliance level with SMBIOS Section 1.4, page 17
3.5 Legacy USB Support
Legacy USB support enables USB devices such as keyboards, mice, and hubs to be used even
when the operating system’s USB drivers are not yet available. Legacy USB support is used to
access the BIOS Setup program, and to install an operating system that supports USB. By default,
Legacy USB support is set to Enabled.
Legacy USB support operates as follows:
1. When you apply power to the computer, legacy support is disabled.
2. POST begins.
3. Legacy USB support is enabled by the BIOS allowing you to use a USB keyboard to enter and
configure the BIOS Setup program and the maintenance menu.
4. POST completes.
5. The operating system loads. While the operating system is loading, USB keyboards and mice
are recognized and may be used to configure the operating system. (Keyboards and mice are
not recognized during this period if Legacy USB support was set to Disabled in the BIOS
Setup program.)
6. After the operating system loads the USB drivers, all legacy and non-legacy USB devices are
recognized by the operating system, and Legacy USB support from the BIOS is no longer
used.
To install an operating system that supports USB, verify that Legacy USB support in the BIOS
Setup program is set to Enabled and follow the operating system’s installation instructions.
NOTE
✏
Legacy USB support is for keyboards, mice, and hubs only. Other USB devices are not supported
in legacy mode.
3.6 BIOS Updates
The BIOS can be updated using either of the following utilities, which are available on the Intel
World Wide Web site:
®
• Intel
• Intel
Express BIOS Update utility, which enables automated updating while in the Windows
environment. Using this utility, the BIOS can be updated from a file on a hard disk, a 1.44 MB
diskette, or a CD-ROM, or from the file location on the Web.
®
Flash Memory Update Utility, which requires creation of a boot diskette and manual
rebooting of the system. Using this utility, the BIOS can be updated from a file on a 1.44 MB
diskette (from a legacy diskette drive or an LS-120 diskette drive) or a CD-ROM.
Both utilities support the following BIOS maintenance functions:
• Verifying that the updated BIOS matches the target system to prevent accidentally installing
an incompatible BIOS.
• Updating both the BIOS boot block and the main BIOS. This process is fault tolerant to
prevent boot block corruption.
• Updating the BIOS boot block separately.
• Changing the language section of the BIOS.
• Updating replaceable BIOS modules, such as the video BIOS module.
• Inserting a custom splash screen.
NOTE
✏
Review the instructions distributed with the upgrade utility before attempting a BIOS update.
For information about Refer to
The Intel World Wide Web site Section 1.2, page 16
3.6.1 Language Support
The BIOS Setup program and help messages are supported in five languages: US English,
German, Italian, French, and Spanish. The default language is US English, which is present unless
another language is selected in the BIOS Setup program.
90
Page 91
Overview of BIOS Features
3.6.2 Custom Splash Screen
During POST, an Intel® splash screen is displayed by default. This splash screen can be
augmented with a custom splash screen. A utility is available from Intel to assist with creating a
custom splash screen. The custom splash screen can be programmed into the flash memory using
the BIOS upgrade utility. Information about this capability is available on the Intel Support World
Wide Web site.
NOTE
✏
If you add a custom splash screen, it will share space with the Intel branded logo.
For information about Refer to
The Intel World Wide Web site Section 1.2, page 16
3.7 Recovering BIOS Data
Some types of failure can destroy the BIOS. For example, the data can be lost if a power outage
occurs while the BIOS is being updated in flash memory. The BIOS can be recovered from a
diskette using the BIOS recovery mode. When recovering the BIOS, be aware of the following:
• Because of the small amount of code available in the non-erasable boot block area, there is no
video support. You can only monitor this procedure by listening to the speaker or looking at
the diskette drive LED.
• The recovery process may take several minutes; larger BIOS flash memory devices require
more time.
• Two beeps and the end of activity in the diskette drive indicate successful BIOS recovery.
• A series of continuous beeps indicates a failed BIOS recovery.
To create a BIOS recovery diskette, a bootable diskette must be created and the BIOS update files
copied to it. BIOS upgrades and the Intel Flash Memory Update Utility are available from Intel
Customer Support through the Intel World Wide Web site.
NOTE
✏
Even if the computer is configured to boot from an LS-120 diskette (in the Setup program’s
Removable Devices submenu), the BIOS recovery diskette must be a standard 1.44 MB diskette not
a 120 MB diskette.
For information about Refer to
The BIOS recovery mode jumper settings Section 2.9.2, page 75
The Boot menu in the BIOS Setup program Section 4.7, page 119
Contacting Intel customer support Section 1.2, page 16
In the BIOS Setup program, the user can choose to boot from a diskette drive, hard drives,
CD-ROM, or the network. The default setting is for the diskette drive to be the first boot device,
the hard drive second, and the ATAPI CD-ROM third. The fourth device is disabled.
3.8.1 CD-ROM Boot
Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format
specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed as a
boot device. Boot devices are defined in priority order. Accordingly, if there is not a bootable CD
in the CD-ROM drive, the system will attempt to boot from the next defined drive.
For information about Refer to
The El Torito specification Section 1.4, page 17
3.8.2 Network Boot
The network can be selected as a boot device. This selection allows booting from the onboard
LAN or a network add-in card with a remote boot ROM installed.
Pressing the <F12> key during POST automatically forces booting from the LAN. To use this key
during POST, the User Access Level in the BIOS Setup program’s Security menu must be
set to Full.
For information about Refer to
The BIOS Setup program’s Security menu Table 71, page 117
3.8.3 Booting Without Attached Devices
For use in embedded applications, the BIOS has been designed so that after passing the POST, the
operating system loader is invoked even if the following devices are not present:
• Video adapter
• Keyboard
• Mouse
3.8.4 Changing the Default Boot Device During POST
Pressing the <F10> key during POST causes a boot device menu to be displayed. This menu
displays the list of available boot devices (as set in the BIOS setup program’s Boot Device Priority
Submenu). Table 50 lists the boot device menu options.
Table 50. Boot Device Menu Options
Boot Device Menu Function Keys Description
<↑> or <↓> Selects a default boot device
<Enter> Exits the menu, saves changes, and boots from the selected device
<Esc> Exits the menu without saving changes
92
Page 93
Overview of BIOS Features
3.9 Fast Booting Systems with Intel® Rapid BIOS Boot
These factors affect system boot speed:
• Selecting and configuring peripherals properly
®
• Using an optimized BIOS, such as the Intel Rapid
3.9.1 Peripheral Selection and Configuration
The following techniques help improve system boot speed:
• Choose a hard drive with parameters such as “power-up to data ready” less than eight seconds,
that minimize hard drive startup delays.
• Select a CD-ROM drive with a fast initialization rate. This rate can influence POST
execution time.
• Eliminate unnecessary add-in adapter features, such as logo displays, screen repaints, or mode
changes in POST. These features may add time to the boot process.
• Try different monitors. Some monitors initialize and communicate with the BIOS more
quickly, which enables the system to boot more quickly.
BIOS
3.9.2 Intel Rapid BIOS Boot
Use of the following BIOS Setup program settings reduces the POST execution time.
In the Boot Menu:
• Set the hard disk drive as the first boot device. As a result, the POST does not first seek a
diskette drive, which saves about one second from the POST execution time.
• Disable Quiet Boot, which eliminates display of the logo splash screen. This could save
several seconds of painting complex graphic images and changing video modes.
• Enable Intel Rapid BIOS Boot. This feature bypasses memory count and the search for a
diskette drive.
In the Peripheral Configuration submenu, disable the LAN device if it will not be used. This can
reduce up to four seconds of option ROM boot time.
NOTE
✏
It is possible to optimize the boot process to the point where the system boots so quickly that the
Intel logo screen (or a custom logo splash screen) will not be seen. Monitors and hard disk drives
with minimum initialization times can also contribute to a boot time that might be so fast that
necessary logo screens and POST messages cannot be seen.
This boot time may be so fast that some drives might be not be initialized at all. If this condition
should occur, it is possible to introduce a programmable delay ranging from three to 30 seconds
(using the Hard Disk Pre-Delay feature of the Advanced Menu in the Drive Configuration
Submenu of the BIOS Setup program).
For information about Refer to
Drive Configuration Submenu in the BIOS Setup program Section 4.4.4, page 104
The BIOS includes security features that restrict access to the BIOS Setup program and who can
boot the computer. A supervisor password and a user password can be set for the BIOS Setup
program and for booting the computer, with the following restrictions:
• The supervisor password gives unrestricted access to view and change all the Setup options in
the BIOS Setup program. This is the supervisor mode.
• The user password gives restricted access to view and change Setup options in the BIOS Setup
program. This is the user mode.
• If only the supervisor password is set, pressing the <Enter> key at the password prompt of the
BIOS Setup program allows the user restricted access to Setup.
• If both the supervisor and user passwords are set, users can enter either the supervisor
password or the user password to access Setup. Users have access to Setup respective to
which password is entered.
• Setting the user password restricts who can boot the computer. The password prompt will be
displayed before the computer is booted. If only the supervisor password is set, the computer
boots without asking for a password. If both passwords are set, the user can enter either
password to boot the computer.
Table 51 shows the effects of setting the supervisor password and user password. This table is for
reference only and is not displayed on the screen.
Table 51. Supervisor and User Password Functions
Password Set
Neither Can change all
Supervisor
only
User only N/A Can change all
Supervisor
and user set
Note: If no password is set, any user can change all Setup options.
For information about Refer to
Setting user and supervisor passwords Section 4.5, page 117
NOTES
✏
Supervisor
Mode
options
Can change all
options
Can change all
options
(Note)
User Mode Setup Options
Can change all
options
Can change a
limited number
of options
options
Can change a
limited number
of options
(Note)
None None None
Supervisor Password Supervisor None
Enter Password
Clear User Password
Supervisor Password
Enter Password
Password to
Enter Setup
User User
Supervisor or
user
• For enhanced security, use different passwords for the supervisor and user passwords.
Password
During Boot
Supervisor or
user
• Valid password characters are A-Z, a-z, and 0-9.
4.8 Exit Menu .................................................................................................................122
4.1 Introduction
The BIOS Setup program can be used to view and change the BIOS settings for the computer. The
BIOS Setup program is accessed by pressing the <F2> key after the Power-On Self-Test (POST)
memory test begins and before the operating system boot begins. The menu bar is shown below.
Maintenance Main Advanced Security Power Boot Exit
Table 52 lists the BIOS Setup program menu features.
Table 52. BIOS Setup Program Menu Bar
Maintenance Main Advanced Security Power Boot Exit
Selects boot
options
✏
Clears
passwords and
displays
processor
information
NOTE
Displays
processor
and memory
configuration
Configures
advanced
features
available
through the
chipset
Sets
passwords
and security
features
Configures
power
management
features and
power supply
controls
In this chapter, all examples of the BIOS Setup program menu bar include the maintenance menu;
however, the maintenance menu is displayed only when the Desktop Board is in configure mode.
Section 2.9.2 on page 75 tells how to put the Desktop Board in configure mode.
Saves or
discards
changes to
Setup
program
options
Table 53 lists the function keys available for menu screens.
Table 53. BIOS Setup Program Function Keys
BIOS Setup Program Function Key Description
<←> or <→> Selects a different menu screen (Moves the cursor left or right)
<↑> or <↓> Selects an item (Moves the cursor up or down)
<Tab> Selects a field (Not implemented)
<Enter> Executes command or selects the submenu
<F9> Load the default configuration values for the current menu
<F10> Save the current values and exits the BIOS Setup program
<Esc> Exits the menu
4.2 Maintenance Menu
To access this menu, select Maintenance on the menu bar at the top of the screen.
Maintenance
The menu shown in Table 54 is for clearing Setup passwords and displaying processor
information. Setup only displays this menu in configure mode. See Section 2.9.2 on page 75 for
configure mode setting information.
Main Advanced Security Power Boot Exit
Table 54. Maintenance Menu
Feature Options Description
Clear All Passwords • Ok (default)
• Cancel
CPU Stepping
Signature
CPU Microcode
Update Revision
No options Displays CPU’s Stepping Signature.
No options Displays CPU’s Microcode Update Revision.
Clears the user and supervisor passwords.
96
Page 97
BIOS Setup Program
4.3 Main Menu
To access this menu, select Main on the menu bar at the top of the screen.
Maintenance
Main
Table 55 describes the Main menu. This menu reports processor and memory information and is
for configuring the system date and system time.
Table 55. Main Menu
Feature Options Description
BIOS Version No options Displays the version of the BIOS.
Processor Type No options Displays processor type.
Hyper-Threading
Technology
Processor Speed No options Displays processor speed.
System Bus Speed No options Displays the system bus speed.
System Memory Speed No options Displays the system memory speed.
Cache RAM No options Displays the size of second-level cache.
Total Memory No options Displays the total amount of RAM.
Memory Mode No options Displays the memory mode (Dual Channel or Single
Memory Channel A Slot 0
Memory Channel B Slot 0
Additional System
Information
Language • English (default)
System Time Hour, minute, and
System Date Day of week
Advanced Security Power Boot Exit
• Disabled
• Enabled (default)
No options Displays the amount and type of RAM in the DIMM
Select to display
Additional System
Information submenu
• Francais
second
Month/day/year
Disables/enables Hyper-Threading Technology. This
option is present only when a processor that supports
Hyper-Threading Technology is installed.
Channel).
sockets.
Displays system, desktop board, and chassis
information.
Selects the current default language used by the BIOS.