Gigabyte GA-M68M-S2P R1.01 Schematics
Gigabyte Confidential
Do not Copy
GA-M68M-S2P
SHEET
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
TITLE
COVER SHEET
BOM & PCB MODIFY HISTORY
BLOCK DIAGRAM
PROCESSOR HT INTERFACE
PROCESSOR DDR2 INTERFACE
PROCESSOR CONTROL & DEBUG
PROCESSOR Power & Gnd
DIMM 1,2
DIMM TERMINATION
DDRII POWER
MCP61-CPU
MCP61-PCIe
MCP61-DAC, RGMII
MCP61-PCI
MCP61-SATA, IDE
P-Code:U96133-0
SHEET
26
27
28
TITLE
AUDIO JACK, L_OUT, F_AUDIO
ATX, VCC12_DUAL, VDDA25
PWM ISL6324
Revision: 1.01
POWER SEQF_PANEL
16
17
18
19
20
21
22
23
24
25
MCP61-USB, HD-Audio, GPIO
MCP61-Power, Gnd
PCI EXPRESS x16, x1 SLOT
PCI 1,2,SLOT
ITE 8718GB/HX
Realtek 8201 CL
H/W MONITOR & FAN CONTROL
IDE,FDD,COM,LPT
F_USB, R_USB
ALC888B HD-AUDIO
GIGABYTE
GIGABYTE
<OrgAddr1>
<OrgAddr1>
<OrgAddr1>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
GIGABYTE
BLOCK DIAGRAM
BLOCK DIAGRAM
BLOCK DIAGRAM
GA-M68M-S2P
GA-M68M-S2P
GA-M68M-S2P
128Tuesday, November 10, 2009
128Tuesday, November 10, 2009
128Tuesday, November 10, 2009
of
of
of
1.01
1.01
1.01
Gigabyte Confidential
Do not Copy
5
Model Name:GA-M68M-S2P Rev.1.01
Component value change history
Date
2009.08.05 1.0A E_BOM issue PCB:1.0 Copy from M61PME-S2P 1.0H BOM, only change NB chipset.
D D
2009.10.20 1.0A E_BOM issue PCB:1.0 change back to W83303+W83320
2009.11.10 1.01A E_BOM issue PCB:1.01 轉P-BOM
C C
Change Item
4
Reason
P-Code: U96133-0
3
2
Circuit or PCB layout change for next version
ReasonChange ItemDate
2009.10.?? Modify from M68M-S2 1.3 EUP version.
1.0 Gerber Out
1
B B
A A
GIGABYTE
GIGABYTE
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
GIGABYTE
BOM & PCB MODIFY HISTORY
BOM & PCB MODIFY HISTORY
BOM & PCB MODIFY HISTORY
GA-M68M-S2P
GA-M68M-S2P
GA-M68M-S2P
1
1.01
1.01
228Wednesday, November 11, 2009
228Wednesday, November 11, 2009
228Wednesday, November 11, 2009
1.01
of
of
of
Gigabyte Confidential
Do not Copy
BLOCK DIAGRAM
POWER
SUPPLY
CONNECTOR
PCI_EXPRESS X16 PCI EXPRESS X16 CONNECTOR
PCI_EXPRESS X1 VGA
PRIMARY IDE
X2 - SATA CONN
FLOPPY CONN
PS2/KB CONN
PARALLEL CONN
SERIAL CONN 8Mb SPI FLASH
SIO ITE 8718 JX/GB
VREG
PCI EXPRESS X1 CONNECTOR
ATA 133
INTEGRATED SATA
LPC BUS 33MHZ
AMD CPU
SOCKET AM2/AM2+/AM3
HT 16X16 1GHZ
NVIDIA
MCP61PA
MII
RTL8211CL
10/100/1G PHY
PCI 33MHZ
AZILIA
USB2.0 X8 PORT
128-BIT 200/266/333/400MHZ
RTL ALC888B CODEC
BACK PANEL
USB2.0 PORTS 0-1
USB2.0 PORTS 2-3
X2
X2/10/100 LAN
DDRII 400/533/667/800/1066
DDRII SDRAM CONN 1
DDRII SDRAM CONN 2
PCI SLOT 1
PCI SLOT 2
1L
1H
RJ45
BACK PANEL
FRONT PANEL
USB2.0 PORTS 4-5
USB2.0 PORTS 6-7
GIGABYTE
GIGABYTE
<OrgAddr1>
<OrgAddr1>
<OrgAddr1>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
GIGABYTE
BLOCK DIAGRAM
BLOCK DIAGRAM
BLOCK DIAGRAM
GA-M68M-S2P
GA-M68M-S2P
GA-M68M-S2P
328Tuesday, November 10, 2009
328Tuesday, November 10, 2009
328Tuesday, November 10, 2009
of
of
of
1.01
1.01
1.01
Gigabyte Confidential
Do not Copy
L0_CADIN_L[0..15]
L0_CADIN_H[0..15]
L0_CLKIN_L[0..1]
L0_CLKIN_H[0..1]
L0_CADOUT_L[0..15]
L0_CADOUT_H[0..15]
L0_CLKOUT_L[0..1]
L0_CLKOUT_H[0..1]
L0_CADIN_L[0..15] <11>
L0_CADIN_H[0..15] <11>
L0_CLKIN_L[0..1] <11>
L0_CLKIN_H[0..1] <11>
L0_CADOUT_L[0..15] <11>
L0_CADOUT_H[0..15] <11>
L0_CLKOUT_L[0..1] <11>
L0_CLKOUT_H[0..1] <11>
VCC12_HT
L0_CTLIN_H0<11>
GND
L0_CTLIN_L0<11>
L0_CLKIN_H1
L0_CLKIN_L1
L0_CLKIN_H0
L0_CLKIN_L0
49.9/4/1R3 49.9/4/1R3
49.9/4/1R4 49.9/4/1R4
L0_CTLIN_H0
L0_CTLIN_L0
L0_CADIN_H15
L0_CADIN_L15
L0_CADIN_H14
L0_CADIN_L14
L0_CADIN_H13
L0_CADIN_L13
L0_CADIN_H12
L0_CADIN_L12
L0_CADIN_H11
L0_CADIN_L11
L0_CADIN_H10
L0_CADIN_L10
L0_CADIN_H9
L0_CADIN_L9
L0_CADIN_H8
L0_CADIN_L8
L0_CADIN_H7
L0_CADIN_L7
L0_CADIN_H6
L0_CADIN_L6
L0_CADIN_H5
L0_CADIN_L5
L0_CADIN_H4
L0_CADIN_L4
L0_CADIN_H3
L0_CADIN_L3
L0_CADIN_H2
L0_CADIN_L2
L0_CADIN_H1
L0_CADIN_L1
L0_CADIN_H0
L0_CADIN_L0
M2CPUA
M2CPUA
N6
L0_CLKIN_H(1)
P6
L0_CLKIN_L(1)
N3
L0_CLKIN_H(0)
N2
L0_CLKIN_L(0)
V4
L0_CTLIN_H(1)
V5
L0_CTLIN_L(1)
U1
L0_CTLIN_H(0)
V1
L0_CTLIN_L(0)
U6
L0_CADIN_H(15)
V6
L0_CADIN_L(15)
T4
L0_CADIN_H(14)
T5
L0_CADIN_L(14)
R6
L0_CADIN_H(13)
T6
L0_CADIN_L(13)
P4
L0_CADIN_H(12)
P5
L0_CADIN_L(12)
M4
L0_CADIN_H(11)
M5
L0_CADIN_L(11)
L6
L0_CADIN_H(10)
M6
L0_CADIN_L(10)
K4
L0_CADIN_H(9)
K5
L0_CADIN_L(9)
J6
L0_CADIN_H(8)
K6
L0_CADIN_L(8)
U3
L0_CADIN_H(7)
U2
L0_CADIN_L(7)
R1
L0_CADIN_H(6)
T1
L0_CADIN_L(6)
R3
L0_CADIN_H(5)
R2
L0_CADIN_L(5)
N1
L0_CADIN_H(4)
P1
L0_CADIN_L(4)
L1
L0_CADIN_H(3)
M1
L0_CADIN_L(3)
L3
L0_CADIN_H(2)
L2
L0_CADIN_L(2)
J1
L0_CADIN_H(1)
K1
L0_CADIN_L(1)
J3
L0_CADIN_H(0)
J2
L0_CADIN_L(0)
HYPERTRANSPORT
HYPERTRANSPORT
L0_CLKOUT_H(1)
L0_CLKOUT_L(1)
L0_CLKOUT_H(0)
L0_CLKOUT_L(0)
L0_CTLOUT_H(1)
L0_CTLOUT_L(1)
L0_CTLOUT_H(0)
L0_CTLOUT_L(0)
L0_CADOUT_H(15)
L0_CADOUT_L(15)
L0_CADOUT_H(14)
L0_CADOUT_L(14)
L0_CADOUT_H(13)
L0_CADOUT_L(13)
L0_CADOUT_H(12)
L0_CADOUT_L(12)
L0_CADOUT_H(11)
L0_CADOUT_L(11)
L0_CADOUT_H(10)
L0_CADOUT_L(10)
L0_CADOUT_H(9)
L0_CADOUT_L(9)
L0_CADOUT_H(8)
L0_CADOUT_L(8)
L0_CADOUT_H(7)
L0_CADOUT_L(7)
L0_CADOUT_H(6)
L0_CADOUT_L(6)
L0_CADOUT_H(5)
L0_CADOUT_L(5)
L0_CADOUT_H(4)
L0_CADOUT_L(4)
L0_CADOUT_H(3)
L0_CADOUT_L(3)
L0_CADOUT_H(2)
L0_CADOUT_L(2)
L0_CADOUT_H(1)
L0_CADOUT_L(1)
L0_CADOUT_H(0)
L0_CADOUT_L(0)
AD5
AD4
AD1
AC1
Y6
W6
W2
W3
Y5
Y4
AB6
AA6
AB5
AB4
AD6
AC6
AF6
AE6
AF5
AF4
AH6
AG6
AH5
AH4
Y1
W1
AA2
AA3
AB1
AA1
AC2
AC3
AE2
AE3
AF1
AE1
AG2
AG3
AH1
AG1
L0_CLKOUT_H1
L0_CLKOUT_L1
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CTLOUT_H0
L0_CTLOUT_L0
L0_CADOUT_H15
L0_CADOUT_L15
L0_CADOUT_H14
L0_CADOUT_L14
L0_CADOUT_H13
L0_CADOUT_L13
L0_CADOUT_H12
L0_CADOUT_L12
L0_CADOUT_H11
L0_CADOUT_L11
L0_CADOUT_H10
L0_CADOUT_L10
L0_CADOUT_H9
L0_CADOUT_L9
L0_CADOUT_H8
L0_CADOUT_L8
L0_CADOUT_H7
L0_CADOUT_L7
L0_CADOUT_H6
L0_CADOUT_L6
L0_CADOUT_H5
L0_CADOUT_L5
L0_CADOUT_H4
L0_CADOUT_L4
L0_CADOUT_H3
L0_CADOUT_L3
L0_CADOUT_H2
L0_CADOUT_L2
L0_CADOUT_H1
L0_CADOUT_L1
L0_CADOUT_H0
L0_CADOUT_L0
1
TP78TP78
1
TP79TP79
L0_CTLOUT_H0 <11>
L0_CTLOUT_L0 <11>
CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT
VLDT_A = VCC12_HT
VLDT_B = HT12B
M2CPU
M2CPU
AM2RM/PP/BU/PB/[12KRC-04K812-11R]
AM2RM/PP/BU/PB/[12KRC-04K812-11R]
GIGABYTE
GIGABYTE
<OrgAddr1>
<OrgAddr1>
<OrgAddr1>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
GIGABYTE
CPU HYPER TRANSPORT
CPU HYPER TRANSPORT
CPU HYPER TRANSPORT
GA-M68M-S2P
GA-M68M-S2P
GA-M68M-S2P
428Tuesday, November 10, 2009
428Tuesday, November 10, 2009
428Tuesday, November 10, 2009
of
of
of
1.01
1.01
1.01
Gigabyte Confidential
Do not Copy
M2CPUB
M2CPUB
MEMORY INTERFACE A
DCLKA2
DCLKA2<8,9>
-DCLKA2<8,9>
DCLKA1<8,9>
-DCLKA1<8,9>
DCLKA0<8,9>
-DCLKA0<8,9>
-CSA1<8,9> -CSB1<8,9>
-CSA0<8,9>
MODT_A0<8,9>
-SCASA<8,9>
-SWEA<8,9>
-SRASA<8,9>
SBAA2<8,9>
SBAA1<8,9>
SBAA0<8,9>
MAAA15
MAAA[0..15]<8,9> MAAB[0..15]<8,9>
-DQSA[0..7]
DQSA[0..7]
DMA[0..7]
-DQSB[0..7]
DQSB[0..7]
DMB[0..7]
-DQSA[0..7] <8>
DQSA[0..7] <8>
DMA[0..7] <8>
-DQSB[0..7] <8>
DQSB[0..7] <8>
DMB[0..7] <8>
MAAA14
MAAA13
MAAA12
MAAA11
MAAA10
MAAA9
MAAA8
MAAA7
MAAA6
MAAA5
MAAA4
MAAA3
MAAA2
MAAA1
MAAA0
AG21
-DCLKA2
AG20
DCLKA1
G19
-DCLKA1
H19
DCLKA0
U27
-DCLKA0
U26
AC25
AA24
MODT_A0
AC28
AE20
AE19
G20
G21
V27
W27
AD27
AA25
AC27
-SCASA
AB25
-SWEA
AB27
-SRASA
AA26
SBAA2
N25
SBAA1
Y27
SBAA0
AA27
L27
CKEA0
M25
M27
N24
AC26
N26
P25
Y25
N27
R24
P27
R25
R26
R27
T25
U25
T27
W24
DQSA7
AD15
-DQSA7
AE15
DQSA6
AG18
-DQSA6
AG19
DQSA5
AG24
-DQSA5
AG25
DQSA4
AG27
-DQSA4
AG28
DQSA3
D29
-DQSA3
C29
DQSA2
C25
-DQSA2
D25
DQSA1
E19
-DQSA1
F19
DQSA0
F15
-DQSA0
G15
DMA7
AF15
DMA6
AF19
DMA5
AJ25
DMA4
AH29
DMA3
B29
DMA2
E24
DMA1
E18
DMA0
H15
MEMORY INTERFACE A
MA0_CLK_H(2)
MA0_CLK_L(2)
MA0_CLK_H(1)
MA0_CLK_L(1)
MA0_CLK_H(0)
MA0_CLK_L(0)
MA0_CS_L(1)
MA0_CS_L(0)
MA0_ODT(0)
MA1_CLK_H(2)
MA1_CLK_L(2)
MA1_CLK_H(1)
MA1_CLK_L(1)
MA1_CLK_H(0)
MA1_CLK_L(0)
MA1_CS_L(1)
MA1_CS_L(0)
MA1_ODT(0)
MA_CAS_L
MA_WE_L
MA_RAS_L
MA_BANK(2)
MA_BANK(1)
MA_BANK(0)
MA_CKE(1)
MA_CKE(0)
MA_ADD(15)
MA_ADD(14)
MA_ADD(13)
MA_ADD(12)
MA_ADD(11)
MA_ADD(10)
MA_ADD(9)
MA_ADD(8)
MA_ADD(7)
MA_ADD(6)
MA_ADD(5)
MA_ADD(4)
MA_ADD(3)
MA_ADD(2)
MA_ADD(1)
MA_ADD(0)
MA_DQS_H(7)
MA_DQS_L(7)
MA_DQS_H(6)
MA_DQS_L(6)
MA_DQS_H(5)
MA_DQS_L(5)
MA_DQS_H(4)
MA_DQS_L(4)
MA_DQS_H(3)
MA_DQS_L(3)
MA_DQS_H(2)
MA_DQS_L(2)
MA_DQS_H(1)
MA_DQS_L(1)
MA_DQS_H(0)
MA_DQS_L(0)
MA_DM(7)
MA_DM(6)
MA_DM(5)
MA_DM(4)
MA_DM(3)
MA_DM(2)
MA_DM(1)
MA_DM(0)
MA_DATA(63)
MA_DATA(62)
MA_DATA(61)
MA_DATA(60)
MA_DATA(59)
MA_DATA(58)
MA_DATA(57)
MA_DATA(56)
MA_DATA(55)
MA_DATA(54)
MA_DATA(53)
MA_DATA(52)
MA_DATA(51)
MA_DATA(50)
MA_DATA(49)
MA_DATA(48)
MA_DATA(47)
MA_DATA(46)
MA_DATA(45)
MA_DATA(44)
MA_DATA(43)
MA_DATA(42)
MA_DATA(41)
MA_DATA(40)
MA_DATA(39)
MA_DATA(38)
MA_DATA(37)
MA_DATA(36)
MA_DATA(35)
MA_DATA(34)
MA_DATA(33)
MA_DATA(32)
MA_DATA(31)
MA_DATA(30)
MA_DATA(29)
MA_DATA(28)
MA_DATA(27)
MA_DATA(26)
MA_DATA(25)
MA_DATA(24)
MA_DATA(23)
MA_DATA(22)
MA_DATA(21)
MA_DATA(20)
MA_DATA(19)
MA_DATA(18)
MA_DATA(17)
MA_DATA(16)
MA_DATA(15)
MA_DATA(14)
MA_DATA(13)
MA_DATA(12)
MA_DATA(11)
MA_DATA(10)
MA_DATA(9)
MA_DATA(8)
MA_DATA(7)
MA_DATA(6)
MA_DATA(5)
MA_DATA(4)
MA_DATA(3)
MA_DATA(2)
MA_DATA(1)
MA_DATA(0)
MA_DQS_H(8)
MA_DQS_L(8)
MA_DM(8)
MA_CHECK(7)
MA_CHECK(6)
MA_CHECK(5)
MA_CHECK(4)
MA_CHECK(3)
MA_CHECK(2)
MA_CHECK(1)
MA_CHECK(0)
AE14
AG14
AG16
AD17
AD13
AE13
AG15
AE16
AG17
AE18
AD21
AG22
AE17
AF17
AF21
AE21
AF23
AE23
AJ26
AG26
AE22
AG23
AH25
AF25
AJ28
AJ29
AF29
AE26
AJ27
AH27
AG29
AF27
E29
E28
D27
C27
G26
F27
C28
E27
F25
E25
E23
D23
E26
C26
G23
F23
E22
E21
F17
G17
G22
F21
G18
E17
G16
E15
G13
H13
H17
E16
E14
G14
J28
J27
J25
K25
J26
G28
G27
L24
K27
H29
H27
MDA63
MDA62
MDA61
MDA60
MDA59
MDA58
MDA57
MDA56
MDA55
MDA54
MDA53
MDA52
MDA51
MDA50
MDA49
MDA48
MDA47
MDA46
MDA45
MDA44
MDA43
MDA42
MDA41
MDA40
MDA39
MDA38
MDA37
MDA36
MDA35
MDA34
MDA33
MDA32
MDA31
MDA30
MDA29
MDA28
MDA27
MDA26
MDA25
MDA24
MDA23
MDA22
MDA21
MDA20
MDA19
MDA18
MDA17
MDA16
MDA15
MDA14
MDA13
MDA12
MDA11
MDA10
MDA9
MDA8
MDA7
MDA6
MDA5
MDA4
MDA3
MDA2
MDA1
MDA0
MDA[0..63] <8> MDB[0..63] <8>
MODT_B0<8,9>
DCLKB2
DCLKB2<8,9>
-DCLKB2
-DCLKB2<8,9>
DCLKB1
DCLKB1<8,9>
-DCLKB1
-DCLKB1<8,9>
DCLKB0
DCLKB0<8,9>
-DCLKB0
-DCLKB0<8,9>
-CSB0<8,9>
MODT_BA0
-SCASB
-SCASB<8,9>
-SWEB
-SWEB<8,9>
-SRASB
-SRASB<8,9>
SBAB2
SBAB2<8,9>
SBAB1
SBAB1<8,9>
SBAB0
SBAB0<8,9>
CKEB0
CKEB0<8,9>CKEA0<8,9>
MAAB15
MAAB14
MAAB13
MAAB12
MAAB11
MAAB10
MAAB9
MAAB8
MAAB7
MAAB6
MAAB5
MAAB4
MAAB3
MAAB2
MAAB1
MAAB0
DQSB7
-DQSB7
DQSB6
-DQSB6
DQSB5
-DQSB5
DQSB4
-DQSB4
DQSB3
-DQSB3
DQSB2
-DQSB2
DQSB1
-DQSB1
DQSB0
-DQSB0
DMB7
DMB6
DMB5
DMB4
DMB3
DMB2
DMB1
DMB0
AJ19
AK19
AE30
AC31
AD29
AL19
AL18
W29
W28
AE29
AB31
AD31
AC29
AC30
AB29
AA31
AA28
M31
M29
AE31
AA29
AA30
AK13
AJ13
AK17
AJ17
AK23
AL23
AL28
AL29
AJ14
AH17
AJ23
AK29
A18
A19
U31
U30
C19
D19
N31
N28
N29
N30
P29
P31
R29
R28
R31
R30
T31
T29
U29
U28
D31
C31
C24
C23
D17
C17
C14
C13
C30
A23
B17
B13
MEMORY INTERFACE B
MEMORY INTERFACE B
MB0_CLK_H(2)
MB0_CLK_L(2)
MB0_CLK_H(1)
MB0_CLK_L(1)
MB0_CLK_H(0)
MB0_CLK_L(0)
MB0_CS_L(1)
MB0_CS_L(0)
MB0_ODT(0)
MB1_CLK_H(2)
MB1_CLK_L(2)
MB1_CLK_H(1)
MB1_CLK_L(1)
MB1_CLK_H(0)
MB1_CLK_L(0)
MB1_CS_L(1)
MB1_CS_L(0)
MB1_ODT(0)
MB_CAS_L
MB_WE_L
MB_RAS_L
MB_BANK(2)
MB_BANK(1)
MB_BANK(0)
MB_CKE(1)
MB_CKE(0)
MB_ADD(15)
MB_ADD(14)
MB_ADD(13)
MB_ADD(12)
MB_ADD(11)
MB_ADD(10)
MB_ADD(9)
MB_ADD(8)
MB_ADD(7)
MB_ADD(6)
MB_ADD(5)
MB_ADD(4)
MB_ADD(3)
MB_ADD(2)
MB_ADD(1)
MB_ADD(0)
MB_DQS_H(7)
MB_DQS_L(7)
MB_DQS_H(6)
MB_DQS_L(6)
MB_DQS_H(5)
MB_DQS_L(5)
MB_DQS_H(4)
MB_DQS_L(4)
MB_DQS_H(3)
MB_DQS_L(3)
MB_DQS_H(2)
MB_DQS_L(2)
MB_DQS_H(1)
MB_DQS_L(1)
MB_DQS_H(0)
MB_DQS_L(0)
MB_DM(7)
MB_DM(6)
MB_DM(5)
MB_DM(4)
MB_DM(3)
MB_DM(2)
MB_DM(1)
MB_DM(0)
M2CPUC
M2CPUC
MB_DATA(63)
MB_DATA(62)
MB_DATA(61)
MB_DATA(60)
MB_DATA(59)
MB_DATA(58)
MB_DATA(57)
MB_DATA(56)
MB_DATA(55)
MB_DATA(54)
MB_DATA(53)
MB_DATA(52)
MB_DATA(51)
MB_DATA(50)
MB_DATA(49)
MB_DATA(48)
MB_DATA(47)
MB_DATA(46)
MB_DATA(45)
MB_DATA(44)
MB_DATA(43)
MB_DATA(42)
MB_DATA(41)
MB_DATA(40)
MB_DATA(39)
MB_DATA(38)
MB_DATA(37)
MB_DATA(36)
MB_DATA(35)
MB_DATA(34)
MB_DATA(33)
MB_DATA(32)
MB_DATA(31)
MB_DATA(30)
MB_DATA(29)
MB_DATA(28)
MB_DATA(27)
MB_DATA(26)
MB_DATA(25)
MB_DATA(24)
MB_DATA(23)
MB_DATA(22)
MB_DATA(21)
MB_DATA(20)
MB_DATA(19)
MB_DATA(18)
MB_DATA(17)
MB_DATA(16)
MB_DATA(15)
MB_DATA(14)
MB_DATA(13)
MB_DATA(12)
MB_DATA(11)
MB_DATA(10)
MB_DATA(9)
MB_DATA(8)
MB_DATA(7)
MB_DATA(6)
MB_DATA(5)
MB_DATA(4)
MB_DATA(3)
MB_DATA(2)
MB_DATA(1)
MB_DATA(0)
MB_DQS_H(8)
MB_DQS_L(8)
MB_DM(8)
MB_CHECK(7)
MB_CHECK(6)
MB_CHECK(5)
MB_CHECK(4)
MB_CHECK(3)
MB_CHECK(2)
MB_CHECK(1)
MB_CHECK(0)
MDB63
AH13
MDB62
AL13
MDB61
AL15
MDB60
AJ15
MDB59
AF13
MDB58
AG13
MDB57
AL14
MDB56
AK15
MDB55
AL16
MDB54
AL17
MDB53
AK21
MDB52
AL21
MDB51
AH15
MDB50
AJ16
MDB49
AH19
MDB48
AL20
MDB47
AJ22
MDB46
AL22
MDB45
AL24
MDB44
AK25
MDB43
AJ21
MDB42
AH21
MDB41
AH23
MDB40
AJ24
MDB39
AL27
MDB38
AK27
MDB37
AH31
MDB36
AG30
MDB35
AL25
MDB34
AL26
MDB33
AJ30
MDB32
AJ31
MDB31
E31
MDB30
E30
MDB29
B27
MDB28
A27
MDB27
F29
MDB26
F31
MDB25
A29
MDB24
A28
MDB23
A25
MDB22
A24
MDB21
C22
MDB20
D21
MDB19
A26
MDB18
B25
MDB17
B23
MDB16
A22
MDB15
B21
MDB14
A20
MDB13
C16
MDB12
D15
MDB11
C21
MDB10
A21
MDB9
A17
MDB8
A16
MDB7
B15
MDB6
A14
MDB5
E13
MDB4
F13
MDB3
C15
MDB2
A15
MDB1
A13
MDB0
D13
J31
J30
J29
K29
K31
G30
G29
L29
L28
H31
G31
GIGABYTE
GIGABYTE
<OrgAddr1>
<OrgAddr1>
<OrgAddr1>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
GIGABYTE
CPU DDRII MEMORY
CPU DDRII MEMORY
CPU DDRII MEMORY
GA-M68M-S2P
GA-M68M-S2P
GA-M68M-S2P
528Tuesday, November 10, 2009
528Tuesday, November 10, 2009
528Tuesday, November 10, 2009
1.01
1.01
1.01
of
of
of
Gigabyte Confidential
Do not Copy
-HTSTOP_L
-CPURST
CPU_PWRGD
COREFB-<22,28>
COREFB+<22,28>
CPUVREF
40 MILS WIDTH
CPU_M_VREF
SBC31
SBC31
SBC12
SBC12
1N/4/X7R/50V/K
1N/4/X7R/50V/K
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
DDR18V
R21 300/4R21 300/4
R22 300/4R22 300/4
R23 300/4R23 300/4
BC8
BC8
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
DDR18V
SR19
SR19
16.9/4/1
16.9/4/1
VDDA25
2.5V/0.25A
CPUCLK0_H<11>
CPUCLK0_L<11>
C3
C3
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
CPUCLK0_H
CPUCLK0_L
3.9n/4/X7R/50V/K
3.9n/4/X7R/50V/K
SI_CLK<16,20>
SI_DAT<16,20>
DDR18V
COREFB+<22,28>
COREFB-<22,28>
3.3n/4/X7R/50V/K
3.3n/4/X7R/50V/K
C1
C1
3.9n/4/X7R/50V/K
3.9n/4/X7R/50V/K
C2
C2
R58 300/4/XR58 300/4/X
R8 22/4/XR8 22/4/X
R9 22/4/XR9 22/4/X
R17 390/4/1R17 390/4/1
R19 1K/4/1R19 1K/4/1
CPU_M_VREF
DDR18V
R169 300/4/XR169 300/4/X
R170 300/4R170 300/4
R168 1K/4/1R168 1K/4/1
GNDA<20>
TMPIN3<20,22>
CPU_PWRGD<11,28>
GND
GND
C13
C13
169/4/1R5169/4/1
CPU_TEST15
CPU_TEST14
CPU_TEST12
C4
C4
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
CLKIN_H
R5
CLKIN_L
-HTSTOP_L<11>
-CPURST<11>
R11 39.2/4/1R11 39.2/4/1
R12 39.2/4/1R12 39.2/4/1
R13 300/4R13 300/4
R14 300/4R14 300/4
TP89TP89
TP91TP91
R15 0/4/SHT/XR15 0/4/SHT/X
R16 0/4/SHT/XR16 0/4/SHT/X
CPU_PWRGD
CPU_PRESENT_L
TP81TP81
TP83TP83
TP84TP84
TP85TP85
TP86TP86
CPU_TEST25_H
CPU_TEST25_L
-HTSTOP_L
-CPURST
SIC
SID
AK6
AL10
AJ10
AH10
AH11
AJ11
AH9
AG9
AG8
AH7
C10
D10
A8
B8
C9
D8
C7
AL3
AL6
AL9
A5
G2
G1
E12
F12
A10
B10
F10
E9
AJ7
F6
D6
E7
F8
C5
E5
AJ5
AJ6
M2CPUD
M2CPUD
VDDA1
VDDA2
CLKIN_H
CLKIN_L
PWROK
LDTSTOP_L
RESET_L
CPU_PRESENT_L
SIC
SID
TDI
TRST_L
TCK
TMS
DBREQ_L
VDD_FB_H
VDD_FB_L
VTT_SENSE
M_VREF
M_ZN
M_ZP
TEST25_H
TEST25_L
TEST19
TEST18
TEST13
TEST9
TEST17
TEST16
TEST15
TEST14
TEST12
TEST7
TEST6
THERMDC
THERMDA
TEST3
TEST2
MISC
MISC
THERMTRIP_L
PROCHOT_L
DBRDY
VDDIO_FB_H
VDDIO_FB_L
HTREF1
HTREF0
TEST29_H
TEST29_L
TEST24
TEST23
TEST22
TEST21
TEST20
TEST28_H
TEST28_L
TEST27
TEST26
TEST10
TEST8
D2
0
VID(5)
D1
0
VID(4)
C1
1
VID(3)
E3
1
VID(2)
E2
1
VID(1)
E1
0
VID(0)
AK7
AL7
AK10
TDO
B6
AK11
AL11
F1
PSI_L
V8
V7
C11
D11
CPU_TEST24
AK8
AH8
CPU_TEST22
AJ9
CPU_TEST21
AL8
CPU_TEST20
AJ8
J10
H9
CPU_TEST27
AK9
CPU_TEST26
AK5
G7
D4
LAYOUT: Route trace 50 mils wide and
DDR18V
R56
R56
300/4
300/4
THERMTRIP_L
-PROCHOT
TP82TP82
TP87TP87
TP88TP88
R53 44.2/4/1R53 44.2/4/1
R54 44.2/4/1R54 44.2/4/1
R55 80.6/4/1R55 80.6/4/1
R59
R59
300/4
300/4
VCC12_HT
Route as 80-Ohm differential impedance
Keep trace to resistor less than 1" from CPU pin
R174 1K/4/1R174 1K/4/1
R39 1K/4/1R39 1K/4/1
R47 300/4R47 300/4
R175 1K/4/1R175 1K/4/1
R33 300/4R33 300/4
R37 300/4R37 300/4
500 to 750 mils long between these caps.
12
SC35
SC35
1u/6/Y5V/10V/Z
1u/6/Y5V/10V/Z
GND
SR20
SR20
16.9/4/1
16.9/4/1
W26
W25
AE27
U24
V24
AE28
Y31
Y30
AG31
V31
W31
AF31
M2CPUE
M2CPUE
INTERNAL MISC
INTERNAL MISC
L25
RSVD1
L26
RSVD2
L31
RSVD3
L30
RSVD4
RSVD5
RSVD6
RSVD7
RSVD8
RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
RSVD21
RSVD22
RSVD23
RSVD24
RSVD25
RSVD26
RSVD27
RSVD28
RSVD29
RSVD30
RSVD31
RSVD32
RSVD33
RSVD34
RSVD35
RSVD36
RSVD37
RSVD38
L1117LG/N/SOT223/1A
L1117LG/N/SOT223/1A
R65
R65
R57
R57
300/4
300/4
300/4
300/4
DDR18V
DDR18V
E20
B19
AL4
AK4
AK3
F2
F3
G4
G3
CORE_TYPE_DET
G5
AD25
AE24
AE25
AJ18
AJ20
C18
C20
G24
G25
H25
V29
W30
Q41
Q41
3
2
VDDA25 VDDA25
AM2: high, AM2R2: low
4
1.25(1+100/100)=2.5
R60
R60
300/4
300/4
VID5 <28>
VID4 <28>
VID3 <28>
VID2 <28>
VID1 <28>
VID0 <28>
THERMTRIP_L <11>
-PROCHOT <11>
1
EC40
EC40
100U/D/10V/57
100U/D/10V/57
R341
R341
100/4/1
100/4/1
R344
R344
100/4/1
100/4/1
Erratum 133, Revision Guide for
AMD NPT 0Fh Processors
R86 300/4R86 300/4
CORE_TYPE_DET <28>
DDR18V
<OrgAddr1>
<OrgAddr1>
<OrgAddr1>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
1
1
+
+
EC42
EC42
100U/D/10V/57/X
100U/D/10V/57/X
BC136
BC136
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
CPU_PRESENT_L
CPU_TEST25_H
CPU_TEST25_L
GIGABYTE
GIGABYTE
GIGABYTE
CPU CONTROL
CPU CONTROL
CPU CONTROL
GA-M68M-S2P
GA-M68M-S2P
GA-M68M-S2P
VDDA25
BC1
BC1
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
R49 1K/4/1R49 1K/4/1
R42 510/4/1R42 510/4/1
R43 510/4/1R43 510/4/1
VCC
BC303
BC303
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
DDR18V
628Tuesday, November 10, 2009
628Tuesday, November 10, 2009
628Tuesday, November 10, 2009
of
of
of
1.01
1.01
1.01
Gigabyte Confidential
Do not Copy
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
AA10
AA12
AA14
AA16
AA18
AB11
AC10
AE10
AG4
AG5
AG7
AH2
AH3
G10
G12
AA8
AB7
AB9
AC4
AC5
AC8
AD2
AD3
AD7
AD9
AF7
AF9
E10
F11
H11
H23
K11
K13
K15
K17
K19
K21
K23
L10
L12
Y17
Y19
VCORE_NB
VLDT_RUN_B is connected to the VLDT_RUN power
supply through the package or on the die. It is only connected
M2CPUF
M2CPUF
VDD1
VDD1
A4
VDD1
A6
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
VDD19
VDD20
VDD21
VDD22
VDD23
VDD24
VDD25
VDD26
VDD27
B3
VDD28
B5
VDD29
B7
VDD30
C2
VDD31
C4
VDD32
C6
VDD33
C8
VDD34
D3
VDD35
D5
VDD36
D7
VDD37
D9
VDD38
E4
VDD39
E6
VDD40
E8
VDD41
VDD42
F5
VDD43
F7
VDD44
F9
VDD45
VDD46
G6
VDD47
G8
VDD48
VDD49
VDD50
H7
VDD51
VDD52
VDD53
J8
VDD54
J12
VDD55
J14
VDD56
J16
VDD57
J18
VDD58
J20
VDD59
J22
VDD60
J24
VDD61
K7
VDD62
K9
VDD63
VDD64
VDD65
VDD66
VDD67
VDD68
VDD69
VDD70
L4
VDD71
L5
VDD72
L8
VDD73
VDD74
VDD75
VDD150
VDD151
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS240
VSS241
A3
A7
A9
A11
AA4
AA5
AA7
AA9
AA11
AA13
AA15
AA17
AA19
AA21
AA23
AB2
AB3
AB8
AB10
AB12
AB14
AB16
AB18
AB20
AB22
AC7
AC9
AC11
AC13
AC15
AC17
AC19
AC21
AC23
AD8
AD10
AD12
AD14
AD16
AD20
AD22
AD24
AE4
AE5
AE9
AE11
AF2
AF3
AF8
AF10
AF12
AF14
AF16
AF18
AF20
AF22
AF24
AF26
AF28
AG10
AG11
AH14
AH16
AH18
AH20
AH22
AH24
AH26
AH28
AH30
AK2
AK14
AK16
AK18
Y14
Y16
GND
VCORE
M11
M13
M15
M17
M19
N10
N12
N14
N16
N18
P11
P13
P15
P17
P19
R10
R12
R14
R16
R18
R20
U10
U12
U14
U16
U18
U20
V11
V13
V15
V17
V19
V21
W10
W12
W14
W16
W18
W20
Y11
Y13
Y15
Y21
M2CPUG
M2CPUG
VDD2
L14
L16
L18
T11
T13
T15
T17
T19
T21
VDD2
VDD1
VDD2
VDD3
M2
VDD4
M3
VDD5
M7
VDD6
M9
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
N8
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
P7
VDD19
P9
VDD20
VDD21
VDD22
VDD23
VDD24
VDD25
R4
VDD26
R5
VDD27
R8
VDD28
VDD29
VDD30
VDD31
VDD32
VDD33
VDD34
T2
VDD35
T3
VDD36
T7
VDD37
T9
VDD38
VDD39
VDD40
VDD41
VDD42
VDD43
VDD44
U8
VDD45
VDD46
VDD47
VDD48
VDD49
VDD50
VDD51
V9
VDD52
VDD53
VDD54
VDD55
VDD56
VDD57
VDD58
W4
VDD59
W5
VDD60
W8
VDD61
VDD62
VDD63
VDD64
VDD65
VDD66
VDD67
Y2
VDD68
Y3
VDD69
Y7
VDD70
Y9
VDD71
VDD72
VDD73
VDD74
VDD75
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
AK20
AK22
AK24
AK26
AK28
AK30
AL5
B4
B9
B11
B14
B16
B18
B20
B22
B24
B26
B28
B30
C3
D14
D16
D18
D20
D22
D24
D26
D28
D30
E11
F4
F14
F16
F18
F20
F22
F24
F26
F28
F30
G9
G11
H8
H10
H12
H14
H16
H18
H22
H24
H26
H28
H30
J4
J5
J7
J9
J11
J13
J15
J17
J19
J21
J23
K2
K3
K8
K10
K12
K14
K16
K18
K20
K22
Y18
GND
VCORE
AA20
AA22
AB13
AB15
AB17
AB19
AB21
AB23
AC12
AC14
AC16
AC18
AC20
AC22
AD11
AD23
AE12
AF11
M21
M23
N20
N22
P21
P23
R22
U22
V23
W22
Y23
M2CPUH
M2CPUH
VDD3
VDD3
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
L20
VDD19
L22
VDD20
VDD21
VDD22
VDD23
VDD24
VDD25
VDD26
VDD27
T23
VDD28
VDD29
VDD30
VDD31
VDD32
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
N17
N19
N21
N23
P2
P3
P8
P10
P12
P14
P16
P18
P20
P22
R7
R9
R11
R13
R15
R17
R19
R21
R23
T8
T10
T12
T14
T16
T18
T20
T22
U4
U5
U7
U9
U11
U13
U15
U17
U19
U21
U23
V2
V3
V10
V12
V14
V16
V18
V20
V22
W9
W11
W13
W15
W17
W19
W21
W23
Y8
Y10
Y12
W7
Y20
Y22
GND
on the board to decoupling near the CPU package.
VCC12_HT
DDRVTT
DDR18V
AB24
AB26
AB28
AB30
AC24
AD26
AD28
AD30
AF30
AJ4
AJ3
AJ2
AJ1
D12
C12
B12
A12
M24
M26
M28
M30
P24
P26
P28
P30
T24
T26
T28
T30
V25
V26
V28
V30
Y24
Y26
Y28
Y29
VLDT_A1
VLDT_A2
VLDT_A3
VLDT_A4
VTT1
VTT2
VTT3
VTT4
VDDIO1
VDDIO2
VDDIO3
VDDIO4
VDDIO5
VDDIO6
VDDIO7
VDDIO8
VDDIO29
VDDIO9
VDDIO10
VDDIO11
VDDIO12
VDDIO13
VDDIO14
VDDIO15
VDDIO16
VDDIO17
VDDIO18
VDDIO19
VDDIO20
VDDIO21
VDDIO22
VDDIO23
VDDIO24
VDDIO25
VDDIO26
VDDIO27
VDDIO28
M2CPUI
M2CPUI
VDDIO
VDDIO
VLDT_B1
VLDT_B2
VLDT_B3
VLDT_B4
VTT5
VTT6
VTT7
VTT8
VTT9
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
H6
H5
H2
H1
AK12
AJ12
AH12
AG12
AL12
K24
K26
K28
K30
L7
L9
L11
L13
L15
L17
L19
L21
L23
M8
M10
M12
M14
M16
M18
M20
M22
N4
N5
N7
N9
N11
N13
N15
DDRVTT
BUTTOM SIDE
VCORE
SC16
SC16
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VCORE
SC24
SC24
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC17
SC17
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
GND
SC25
SC25
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
GND
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC18
SC18
SC26
SC26
SC19
SC19
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
SC27
SC27
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
HT12B
BC795
BC795
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
SC20
SC20
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC28
SC28
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
DDR18V
DDR18V
VCORE
SC11
SC11
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
SC21
SC21
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
SC29
SC29
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
C1343
C1343
C1344
C1344
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
1U/6/Y5V/10V/Z
1U/6/Y5V/10V/Z
GND
SC2
SC2
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
SC9
SC9
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
BUTTOM SIDE
SC12
SC12
0.22u/6/X5R/10V/K/X
0.22u/6/X5R/10V/K/X
GND
SC22
SC22
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC30
SC30
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC10
SC10
SC13
SC13
0.22u/6/X5R/10V/K/X
0.22u/6/X5R/10V/K/X
SC23
SC23
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
C1345
C1345
C1342
C1342
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
0.01u/4/X7R/25V/K
0.01u/4/X7R/25V/K
BUTTOM SIDE
SC5
SC5
SC4
SC4
0.01u/6/X7R/25V/K/X
0.01u/6/X7R/25V/K/X
0.22u/6/X5R/10V/K/X
0.22u/6/X5R/10V/K/X
SC8
SC8
SC7
SC7
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z/X
4.7u/8/Y5V/10V/Z/X
SC14
SC14
0.01u/6/X7R/25V/K/X
0.01u/6/X7R/25V/K/X
C1346
C1346
180P/4/NPO/50V/J
180P/4/NPO/50V/J
SC6
SC6
180P/6/NPO/50V/J
180P/6/NPO/50V/J
SC31
SC31
180P/6/NPO/50V/J/X
180P/6/NPO/50V/J/X
SC15
SC15
180P/6/NPO/50V/J
180P/6/NPO/50V/J
DDRVTT
C1320
C1316
C1316
C1317
C1317
4.7u/8/Y5V/10V/Z
C1334
C1334
4.7u/8/Y5V/10V/Z
GND
C1335
C1335
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
GND
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
VCC12_HT
C1331
C1331
C1330
C1330
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
GND
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
C1333
C1333
C1332
C1332
180P/6/NPO/50V/J
180P/6/NPO/50V/J
180P/6/NPO/50V/J
180P/6/NPO/50V/J
DDR18V
C1324
C1324
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
C1325
C1325
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
GND
C1326
C1326
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
C1327
C1327
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
DDRVTT
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
C1336
C1336
C1319
C1319
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
C1337
C1337
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
C1320
1n/6/X7R/50V/K
1n/6/X7R/50V/K
C1338
C1338
1n/6/X7R/50V/K
1n/6/X7R/50V/K
C1321
C1321
1n/6/X7R/50V/K
1n/6/X7R/50V/K
C1339
C1339
1n/6/X7R/50V/K
1n/6/X7R/50V/K
180P/6/NPO/50V/J
180P/6/NPO/50V/J
C1322
C1322
180P/6/NPO/50V/J
180P/6/NPO/50V/J
C1340
C1340
C1323
C1323
180P/6/NPO/50V/J
180P/6/NPO/50V/J
C1341
C1341
180P/6/NPO/50V/J
180P/6/NPO/50V/J
GIGABYTE
GIGABYTE
<OrgAddr1>
<OrgAddr1>
<OrgAddr1>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
GIGABYTE
CPU POWER & GND
CPU POWER & GND
CPU POWER & GND
GA-M68M-S2P
GA-M68M-S2P
GA-M68M-S2P
728Tuesday, November 10, 2009
728Tuesday, November 10, 2009
728Tuesday, November 10, 2009
of
of
of
1.01
1.01
1.01
Gigabyte Confidential
Do not Copy
8
D D
D3
D3
MEM_SMBDATA
C C
MEM_SMBCLK
VCC3
BC12
BC12
BC9
BC9
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
DDR_VREF DDR_VREF
B B
MAAA[0..15]<5,9>
A A
DDR18V
R154
R154
59/4/1
59/4/1
BC6
BC6
0.1U/4/Y5V/16V/Z/X
0.1U/4/Y5V/16V/Z/X
BC10
BC10
R155
R155
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
59/4/1
59/4/1
8
2
3
1
3VDUAL
BAV99/SOT23/300mA
BAV99/SOT23/300mA
SOT23
SOT23
D4
D4
2
3
1
3VDUAL
BAV99/SOT23/300mA
BAV99/SOT23/300mA
SOT23
SOT23
BC13
BC13
BC16
BC16
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
C123
C123
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
MEM_SMBCLK<16> MEM_SMBDATA<16>
MEM_SMBDATA<16>
DDR_VREF
VCC3
SBAA1<5,9>
SBAA0<5,9>
CKEA0<5,9>
-CSA1<5,9>
-CSA0<5,9>
-DCLKA2<5,9>
DCLKA2<5,9>
-DCLKA1<5,9>
DCLKA1<5,9>
-DCLKA0<5,9>
DCLKA0<5,9>
MAAA0
MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
SBAA2<5,9>
-SCASA<5,9>
-SRASA<5,9>
-SWEA<5,9>
BC11
BC11
1N/4/X7R/50V/K
1N/4/X7R/50V/K
DDR18V
VREF_DDRA
MEM_SMBCLK
MEM_SMBDATA
SBAA1
SBAA0
CKEA0
-DCLKA2
DCLKA2
-DCLKA1
DCLKA1
-DCLKA0
DCLKA0
SBAA2
-SCASA
-SRASA
-SWEA
7
100
103
106
109
112
115
118
121
124
127
130
133
136
139
142
145
148
151
154
157
160
163
166
169
198
201
204
207
210
213
216
219
222
225
228
231
234
237
191
194
181
175
170
197
172
187
184
178
189
238
120
119
101
240
239
190
171
193
221
220
138
137
186
185
188
183
182
180
179
177
176
196
174
173
192
7
DDR2_1
DDR2_1
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
50
VSS
65
VSS
66
VSS
79
VSS
82
VSS
85
VSS
88
VSS
91
VSS
94
VSS
97
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
51
VDDQ
56
VDDQ
62
VDDQ
72
VDDQ
75
VDDQ
78
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
53
VDD
59
VDD
64
VDD
VDD
69
VDD
VDD
VDD
VDD
VDD
VDD
67
VDD
18
RC1
55
RC0
VDDSPD
1
VREF
SCL
SDA
SA2
SA1
SA0
BA1
71
BA0
CKE1
52
CKE0
76
S1*
S0*
CK2*/RFU
CK2/RFU
CK1*/RFU
CK1/RFU
CK0*
CK0
A0
A1
63
A2
A3
61
A4
60
A5
A6
58
A7
A8
A9
70
A10/AP
57
A11
A12
A13
A14
A15
54
A16/BA2
74
CAS*
RSA*
73
WE*
DDR2/240/BL/VA/D
DDR2/240/BL/VA/D
6
68
NC
102
NC/TEST
19
NC
77
ODT1
195
ODT0
42
CB(0)
43
CB(1)
48
CB(2)
49
CB(3)
161
CB(4)
162
CB(5)
167
CB(6)
168
CB(7)
7
DQS(0)
6
DQS*(0)
16
DQS(1)
15
DQS*(1)
28
DQS(2)
27
DQS*(27)
37
DQS(3)
36
DQS*(3)
84
DQS(4)
83
DQS*(4)
93
DQS(5)
92
DQS*(5)
105
DQS(6)
104
DQS*(6)
114
DQS(7)
113
DQS*(7)
46
DQS8
45
DQS8*
125
DM0/DQS9
126
NC/DQS9*
134
DM1/DQS10
135
NC/DQS10*
146
DM2/DQS11
147
NC/DQS11*
155
DM3/DQS12
156
NC/DQS12*
202
DM4/DQS13
203
NC/DQS13*
211
DM5/DQS14
212
NC/DQS14*
223
DM6/DQS15
224
NC/DQS15*
232
DM7/DQS16
233
NC/DQS16*
164
DM8/DQS17
165
NC/DQS17*
3
DQ(0)
4
DQ(1)
9
DQ(2)
10
DQ(3)
122
DQ(4)
123
DQ(5)
128
DQ(6)
129
DQ(7)
12
DQ(8)
13
DQ(9)
21
DQ(10)
22
DQ(11)
131
DQ(12)
132
DQ(13)
140
DQ(14)
141
DQ(15)
24
DQ(16)
25
DQ(17)
30
DQ(18)
31
DQ(19)
143
DQ(20)
144
DQ(21)
149
DQ(22)
150
DQ(23)
33
DQ(24)
34
DQ(25)
39
DQ(26)
40
DQ(27)
152
DQ(28)
153
DQ(29)
158
DQ(30)
159
DQ(31)
80
DQ(32)
81
DQ(33)
86
DQ(34)
87
DQ(35)
199
DQ(36)
200
DQ(37)
205
DQ(38)
206
DQ(39)
89
DQ(40)
90
DQ(41)
95
DQ(42)
96
DQ(43)
208
DQ(44)
209
DQ(45)
214
DQ(46)
215
DQ(47)
98
DQ(48)
99
DQ(49)
107
DQ(50)
108
DQ(51)
217
DQ(52)
218
DQ(53)
226
DQ(54)
227
DQ(55)
110
DQ(56)
111
DQ(57)
116
DQ(58)
117
DQ(59)
229
DQ(60)
230
DQ(61)
235
DQ(62)
236
DQ(63)
6
5
MODT_A0
MODT_A0 <5,9>
-DQSA[0..7]
DQSA[0..7]
DQSA0
-DQSA0
DQSA1
-DQSA1
DQSA2
-DQSA2
DQSA3
-DQSA3
DQSA4
-DQSA4
DQSA5
-DQSA5
DQSA6
-DQSA6
DQSA7
-DQSA7
DMA0
DMA1
DMA2
DMA3
DMA4
DMA5
DMA6
DMA7
MDA0
MDA1
MDA2
MDA3
MDA4
MDA5
MDA6
MDA7
MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
MDA20
MDA21
MDA22
MDA23
MDA24
MDA25
MDA26
MDA27
MDA28
MDA29
MDA30
MDA31
MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46
MDA47
MDA48
MDA49
MDA50
MDA51
MDA52
MDA53
MDA54
MDA55
MDA56
MDA57 MDB58
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63
DMA[0..7]
-DQSB[0..7]
DQSB[0..7]
DMB[0..7]
MDA[0..63] <5>
MAAB[0..15]<5,9>
5
4
-DQSA[0..7] <5>
DQSA[0..7] <5>
DMA[0..7] <5>
-DQSB[0..7] <5>
DQSB[0..7] <5>
DMB[0..7] <5>
DDR18V
C124
C124
0.1U/4/Y5V/16V/Z
0.1U/4/Y5V/16V/Z
MEM_SMBCLK<16>
MEM_SMBCLK<16>
MEM_SMBDATA<16>
VCC3
VREF_DDRB
MEM_SMBCLK
MEM_SMBDATA
VCC3
SBAB1<5,9>
SBAB0<5,9>
CKEB0<5,9>
-CSB1<5,9>
-CSB0<5,9>
-DCLKB2<5,9>
DCLKB2<5,9>
-DCLKB1<5,9>
DCLKB1<5,9>
-DCLKB0<5,9>
DCLKB0<5,9>
MAAB0
MAAB1
MAAB2
MAAB3
MAAB4
MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13 MDB56
MAAB14
MAAB15
SBAB2<5,9>
-SCASB<5,9>
-SRASB<5,9>
-SWEB<5,9>
100P/4/NPO/50V/X
100P/4/NPO/50V/X
4
SBAB1
SBAB0
CKEB0
-DCLKB2
DCLKB2
-DCLKB1
DCLKB1
-DCLKB0
DCLKB0
SBAB2
-SCASB
-SRASB
-SWEB
MEM_SMBCLK
MEM_SMBDATA
C125
C125
100
103
106
109
112
115
118
121
124
127
130
133
136
139
142
145
148
151
154
157
160
163
166
169
198
201
204
207
210
213
216
219
222
225
228
231
234
237
191
194
181
175
170
197
172
187
184
178
189
238
120
119
101
240
239
190
171
193
221
220
138
137
186
185
188
183
182
180
179
177
176
196
174
173
192
DDR2_2
DDR2_2
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
50
VSS
65
VSS
66
VSS
79
VSS
82
VSS
85
VSS
88
VSS
91
VSS
94
VSS
97
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
51
VDDQ
56
VDDQ
62
VDDQ
72
VDDQ
75
VDDQ
78
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
53
VDD
59
VDD
64
VDD
VDD
69
VDD
VDD
VDD
VDD
VDD
VDD
67
VDD
18
RC1
55
RC0
VDDSPD
1
VREF
SCL
SDA
SA2
SA1
SA0
BA1
71
BA0
CKE1
52
CKE0
76
S1*
S0*
CK2*/RFU
CK2/RFU
CK1*/RFU
CK1/RFU
CK0*
CK0
A0
A1
63
A2
A3
61
A4
60
A5
A6
58
A7
A8
A9
70
A10/AP
57
A11
A12
A13
A14
A15
54
A16/BA2
74
CAS*
RSA*
73
WE*
DDR2/240/BL/VA/D
DDR2/240/BL/VA/D
C126
C126
100P/4/N/50V/X
100P/4/N/50V/X
3
3
2
68
NC
102
NC/TEST
19
NC
77
ODT1
MODT_B0
195
ODT0
42
CB(0)
43
CB(1)
48
CB(2)
49
CB(3)
161
CB(4)
162
CB(5)
167
CB(6)
168
CB(7)
7
DQS(0)
6
DQS*(0)
16
DQS(1)
15
DQS*(1)
28
DQS(2)
27
DQS*(27)
37
DQS(3)
36
DQS*(3)
84
DQS(4)
83
DQS*(4)
93
DQS(5)
92
DQS*(5)
105
DQS(6)
104
DQS*(6)
114
DQS(7)
113
DQS*(7)
46
DQS8
45
DQS8*
125
DM0/DQS9
126
NC/DQS9*
134
DM1/DQS10
135
NC/DQS10*
146
DM2/DQS11
147
NC/DQS11*
155
DM3/DQS12
156
NC/DQS12*
202
DM4/DQS13
203
NC/DQS13*
211
DM5/DQS14
212
NC/DQS14*
223
DM6/DQS15
224
NC/DQS15*
232
DM7/DQS16
233
NC/DQS16*
164
DM8/DQS17
165
NC/DQS17*
3
DQ(0)
4
DQ(1)
9
DQ(2)
10
DQ(3)
122
DQ(4)
123
DQ(5)
128
DQ(6)
129
DQ(7)
12
DQ(8)
13
DQ(9)
21
DQ(10)
22
DQ(11)
131
DQ(12)
132
DQ(13)
140
DQ(14)
141
DQ(15)
24
DQ(16)
25
DQ(17)
30
DQ(18)
31
DQ(19)
143
DQ(20)
144
DQ(21)
149
DQ(22)
150
DQ(23)
33
DQ(24)
34
DQ(25)
39
DQ(26)
40
DQ(27)
152
DQ(28)
153
DQ(29)
158
DQ(30)
159
DQ(31)
80
DQ(32)
81
DQ(33)
86
DQ(34)
87
DQ(35)
199
DQ(36)
200
DQ(37)
205
DQ(38)
206
DQ(39)
89
DQ(40)
90
DQ(41)
95
DQ(42)
96
DQ(43)
208
DQ(44)
209
DQ(45)
214
DQ(46)
215
DQ(47)
98
DQ(48)
99
DQ(49)
107
DQ(50)
108
DQ(51)
217
DQ(52)
218
DQ(53)
226
DQ(54)
227
DQ(55)
110
DQ(56)
111
DQ(57)
116
DQ(58)
117
DQ(59)
229
DQ(60)
230
DQ(61)
235
DQ(62)
236
DQ(63)
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
2
MODT_B0 <5,9>
DQSB0
-DQSB0
DQSB1
-DQSB1
DQSB2
-DQSB2
DQSB3
-DQSB3
DQSB4
-DQSB4
DQSB5
-DQSB5
DQSB6
-DQSB6
DQSB7
-DQSB7
DMB0
DMB1
DMB2
DMB3
DMB4
DMB5
DMB6
DMB7
MDB0
MDB1
MDB2
MDB3
MDB4
MDB5
MDB6
MDB7
MDB8
MDB9
MDB10
MDB11
MDB12
MDB13
MDB14
MDB15
MDB16
MDB17
MDB18
MDB19
MDB20
MDB21
MDB22
MDB23
MDB24
MDB25
MDB26
MDB27
MDB28
MDB29
MDB30
MDB31
MDB32
MDB33
MDB34
MDB35
MDB36
MDB37
MDB38
MDB39
MDB40
MDB41
MDB42
MDB43
MDB44
MDB45
MDB46
MDB47
MDB48
MDB49
MDB50
MDB51
MDB52
MDB53
MDB54
MDB55
MDB57
MDB59
MDB60
MDB61
MDB62
MDB63
GIGABYTE
GIGABYTE
GIGABYTE
DDRII CHANNEL A
DDRII CHANNEL A
DDRII CHANNEL A
GA-M68M-S2P 1.01
GA-M68M-S2P 1.01
GA-M68M-S2P 1.01
1
MDB[0..63] <5>
828
828
828
1
of
of
of
Gigabyte Confidential
Do not Copy
8
D D
DDRVTT
C1370 0.1U/4/Y5V/16V/ZC1370 0.1U/4/Y5V/16V/Z
C5 22u/8/X5R/6.3V/MC5 22u/8/X5R/6.3V/M
C9 22u/8/X5R/6.3V/MC9 22u/8/X5R/6.3V/M
C C
7
DDRVTT DDR18V
C6 0.1U/4/Y5V/16V/ZC6 0.1U/4/Y5V/16V/Z
C12 0.1U/4/Y5V/16V/ZC12 0.1U/4/Y5V/16V/Z
C11 0.1U/4/Y5V/16V/ZC11 0.1U/4/Y5V/16V/Z
C16 0.1U/4/Y5V/16V/ZC16 0.1U/4/Y5V/16V/Z
C15 0.1U/4/Y5V/16V/ZC15 0.1U/4/Y5V/16V/Z
C18 0.1U/4/Y5V/16V/ZC18 0.1U/4/Y5V/16V/Z
C17 0.1U/4/Y5V/16V/ZC17 0.1U/4/Y5V/16V/Z
C29 0.1U/4/Y5V/16V/ZC29 0.1U/4/Y5V/16V/Z
C19 0.1U/4/Y5V/16V/ZC19 0.1U/4/Y5V/16V/Z
C31 0.1U/4/Y5V/16V/ZC31 0.1U/4/Y5V/16V/Z
C30 0.1U/4/Y5V/16V/ZC30 0.1U/4/Y5V/16V/Z
C32 0.1U/4/Y5V/16V/ZC32 0.1U/4/Y5V/16V/Z
C34 0.1U/4/Y5V/16V/ZC34 0.1U/4/Y5V/16V/Z
C33 0.1U/4/Y5V/16V/ZC33 0.1U/4/Y5V/16V/Z
6
DCLKA2
DCLKA2<5,8>
-DCLKA2
-DCLKA2<5,8>
DCLKA1
DCLKA1<5,8>
-DCLKA1
-DCLKA1<5,8>
DCLKA0
DCLKA0<5,8>
-DCLKA0
-DCLKA0<5,8>
DCLKB2
DCLKB2<5,8>
-DCLKB2
-DCLKB2<5,8>
DCLKB1
DCLKB1<5,8>
-DCLKB1
-DCLKB1<5,8>
DCLKB0
DCLKB0<5,8>
-DCLKB0
-DCLKB0<5,8>
5
C102
C102
1.5p/4/NPO/50V/C
1.5p/4/NPO/50V/C
C58
C58
1.5p/4/NPO/50V/C
1.5p/4/NPO/50V/C
C59
C59
1.5p/4/NPO/50V/C
1.5p/4/NPO/50V/C
C104
C104
1.5p/4/NPO/50V/C
1.5p/4/NPO/50V/C
C105
C105
1.5p/4/NPO/50V/C
1.5p/4/NPO/50V/C
C116
C116
1.5p/4/NPO/50V/C
1.5p/4/NPO/50V/C
4
-CSA1
MODT_A0<5,8>
MODT_B0<5,8>
MODT_A0
-SCASA
-SWEA
-CSA0
-SRASA
MAAA13
-CSB1
MAAB13
MODT_B0
-SCASB
-SWEB
-CSB0
-SRASB
SBAB0
SBAA0
MAAB10
SBAB1
SBAA1
MAAA10
MAAA0
MAAB0
MAAA2
MAAA1
MAAB2
MAAA3
MAAA4
MAAA5
MAAA0
MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
-SWEA<5,8>
-SCASA<5,8>
-SRASA<5,8>
-SWEA
-SCASA
-SRASA
SBAA0
SBAA1
SBAA2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
C37 22p/4/NPO/50V/JC37 22p/4/NPO/50V/J
C36 22p/4/NPO/50V/JC36 22p/4/NPO/50V/J
C39 22p/4/NPO/50V/JC39 22p/4/NPO/50V/J
C38 22p/4/NPO/50V/JC38 22p/4/NPO/50V/J
C41 22p/4/NPO/50V/JC41 22p/4/NPO/50V/J
C40 22p/4/NPO/50V/JC40 22p/4/NPO/50V/J
C43 22p/4/NPO/50V/JC43 22p/4/NPO/50V/J
C42 22p/4/NPO/50V/JC42 22p/4/NPO/50V/J
C45 22p/4/NPO/50V/JC45 22p/4/NPO/50V/J
C44 22p/4/NPO/50V/JC44 22p/4/NPO/50V/J
C47 22p/4/NPO/50V/JC47 22p/4/NPO/50V/J
C46 22p/4/NPO/50V/JC46 22p/4/NPO/50V/J
C49 22p/4/NPO/50V/JC49 22p/4/NPO/50V/J
C48 22p/4/NPO/50V/JC48 22p/4/NPO/50V/J
C51 22p/4/NPO/50V/JC51 22p/4/NPO/50V/J
C50 22p/4/NPO/50V/JC50 22p/4/NPO/50V/J
C53 22p/4/NPO/50V/JC53 22p/4/NPO/50V/J
C52 22p/4/NPO/50V/JC52 22p/4/NPO/50V/J
C55 22p/4/NPO/50V/JC55 22p/4/NPO/50V/J
C54 22p/4/NPO/50V/JC54 22p/4/NPO/50V/J
C57 22p/4/NPO/50V/JC57 22p/4/NPO/50V/J
C56 22p/4/NPO/50V/JC56 22p/4/NPO/50V/J
3
RN5
RN5
47/8P4R/4
47/8P4R/4
RN6
RN6
47/8P4R/4
47/8P4R/4
RN7
RN7
47/8P4R/4
47/8P4R/4
RN8
RN8
47/8P4R/4
47/8P4R/4
RN9
RN9
47/8P4R/4
47/8P4R/4
RN10
RN10
47/8P4R/4
47/8P4R/4
RN11
RN11
47/8P4R/4
47/8P4R/4
DDRVTT
DDR18V
2
DDRVTT
MAAB1
MAAB4
MAAB3
MAAB5
MAAB6
MAAB8
MAAB7
MAAB9
MAAB11
MAAB12
SBAB2
MAAB14
MAAB15
CKEB0<5,8>
-SWEB<5,8>
-SCASB<5,8>
-SRASB<5,8>
CKEB0
MAAA6
MAAA8
MAAA7
MAAA11
MAAA9
MAAA12
SBAA2
MAAA14
MAAA15
CKEA0
MAAB0
C73 22p/4/NPO/50V/JC73 22p/4/NPO/50V/J
MAAB1
C72 22p/4/NPO/50V/JC72 22p/4/NPO/50V/J
MAAB2
C77 22p/4/NPO/50V/JC77 22p/4/NPO/50V/J
MAAB3
C76 22p/4/NPO/50V/JC76 22p/4/NPO/50V/J
MAAB4
C80 22p/4/NPO/50V/JC80 22p/4/NPO/50V/J
MAAB5
C78 22p/4/NPO/50V/JC78 22p/4/NPO/50V/J
MAAB6
C83 22p/4/NPO/50V/JC83 22p/4/NPO/50V/J
MAAB7
C81 22p/4/NPO/50V/JC81 22p/4/NPO/50V/J
MAAB8
C95 22p/4/NPO/50V/JC95 22p/4/NPO/50V/J
MAAB9
C85 22p/4/NPO/50V/JC85 22p/4/NPO/50V/J
MAAB10
C101 22p/4/NPO/50V/JC101 22p/4/NPO/50V/J
MAAB11
C100 22p/4/NPO/50V/JC100 22p/4/NPO/50V/J
MAAB12
C63 22p/4/NPO/50V/JC63 22p/4/NPO/50V/J
MAAB13
C62 22p/4/NPO/50V/JC62 22p/4/NPO/50V/J
MAAB14
C65 22p/4/NPO/50V/JC65 22p/4/NPO/50V/J
MAAB15
C64 22p/4/NPO/50V/JC64 22p/4/NPO/50V/J
-SWEB
C67 22p/4/NPO/50V/JC67 22p/4/NPO/50V/J
-SCASB
C66 22p/4/NPO/50V/JC66 22p/4/NPO/50V/J
-SRASB
C69 22p/4/NPO/50V/JC69 22p/4/NPO/50V/J
SBAB0
C68 22p/4/NPO/50V/JC68 22p/4/NPO/50V/J
SBAB1
C71 22p/4/NPO/50V/JC71 22p/4/NPO/50V/J
SBAB2
C70 22p/4/NPO/50V/JC70 22p/4/NPO/50V/J
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
7 8
5 6
3 4
1 2
RN12
RN12
47/8P4R/4
47/8P4R/4
RN13
RN13
47/8P4R/4
47/8P4R/4
RN14
RN14
47/8P4R/4
47/8P4R/4
RN15
RN15
47/8P4R/4
47/8P4R/4
RN16
RN16
47/8P4R/4
47/8P4R/4
RN17
RN17
47/8P4R/4
47/8P4R/4
DDR18V
1
B B
SBAA[0:2]
-CSA[0:3]
CKEA[0:1]
MAAA[0..15]
SBAA[0:2] <5,8>
-CSA[0:3] <5,8>
CKEA[0:1] <5,8>
MAAA[0..15] <5,8>
SBAB[0:2]
-CSB[0:3]
MAAB[0..15]
SBAB[0:2] <5,8>
-CSB[0:3] <5,8>
MAAB[0..15] <5,8>
A A
GIGABYTE
GIGABYTE
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
8
7
6
5
4
3
Date: Sheet
2
GIGABYTE
DDRII TERMINATOR
DDRII TERMINATOR
DDRII TERMINATOR
GA-M68M-S2P
GA-M68M-S2P
GA-M68M-S2P
1.01
1.01
1.01
of
of
of
928Tuesday, November 10, 2009
928Tuesday, November 10, 2009
928Tuesday, November 10, 2009
1
Loading...