Gigabyte GC-HP1NSY Schematic Rev.1.1

5

D D

4

3

2

1

GC-HP1NSY

Revision 1.1

C C

6/9/2004

National Semiconductor

PC87435 Enhanced IPMI Baseboard Management Controller

B B

A A

TITLE

COVER SHEET

BLOCK DIAGRAM

PC87435A & SRAM

PC87435B & PAL

PC87435C

RS232 INTERFACE

POWER & GOLDEN FINGER

GPIO ASSIGN LIST 1

GPIO ASSIGN LIST 2

BOM & PCB MODIFY HISTORY

PAGE

1

2

3

4

5

6

7

8I2C DECODER

9

10

11

GIGABYTE TECHNOLOGY CORPORATION

Title

Size Document Number Rev

Date: Sheet

5

4

3

2

Friday, July 30, 2004

COVER SHEET

GC-HP1NSY

1

111

1.1

of

5

4

3

2

1

HDD Platter Board Power Supply

IPMB SMBus

PCI Bus

D D

IPMB SMBus

Intel Intel

82547GI

Slave

LAN SMBus

82547GI

Slave

Intel
Hance
Rapid

689 PBGA

PCF9552
LED0~15

Address : C0

PCF8584
I2C CTRL

SMBus2

SEEPRom

PCA9544

Address : E0

SVP

Board

Sensor SMBus

AT24C256

Address : A6

RJ45
LAN2

C C

For Reserved Only

SB SMBus SB SMBus

NS PC87435

Baseboard Management

SMBus0

LAN SMBus

LAN SMBus

RJ45
LAN1

SB SMBus

LPC Bus

Controller

176 LQFP

SMBus1

LPC Bus

LPC Bus

ITE
IT8712F-A

IPMB SMBus

Sensor SMBus

16C652

B B

RS232

Controller

IDT71016S

SRAM

64KByte

64K x 16 bit

IPMB SMBus

Super I/O

128 PQFP

Sensor SMBus

Winbond

COM2

W83791D

COM

For Reserved Only

A A

5

IPMI BoardGC-HP1NSY

Title

Size Document Number Rev

4

3

2

Date: Sheet

Server Board

GIGABYTE TECHNOLOGY CORPORATION

BLOCK DIAGRAM

Friday, July 30, 2004

GC-HP1NSY

1

211

1.1

of

5

4

3

2

1

D D

A[0..19]{4,5,6}

C C

B B

A A

OE-{4,5,6}

SELIO-{4}

WE1-{4}

WE0-{4,6}

A[0..19]{4,5,6}

OE-

SEL0-

SELIO-

WE1-

WE0-

OE-{4,5,6}

16BIT_WE-{4}

5

R6 33/6

1 2

R8 33/6

1 2

R10 33/6

1 2

R12 33/6

1 2

R13 33/6

1 2

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19

A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17

SEL0-

124
125
126
127
128
131
132
133
143
142
135
134
130
129
121
120
113
112
104
103

150

173

174

152

48

151

R14 0/6

1 2

U1A

A0/ENV0/IOPH0
A1/ENV1/IOPH1
A2/BADDR0/IOPH2
A3/BADDR1/IOPH3
A4/TRIS/IOPH4
A5/SHBM/IOPH5
A6/IOPH6
A7/IOPH7
A8/IOPK0
A9/IOPK1
A10/IOPK2
A11/IOPK3
A12/IOPK4
A13/BE0/IOPK5
A14/BE1/IOPK6
A15/CBRD/IOPK7
A16/IOPL0
A17/IOPL1
A18/IOPL2
A19/IOPL3

RD#/IOPJ0

SEL0#

SEL1#

SELIO#

WR1#/IOPL4

WR0#/IOPJ1

U2

5

A0

4

A1

3

A2

2

A3

1

A4

44

A5

43

A6

42

A7

27

A8

26

A9

25

A10

24

A11

21

A12

20

A13

19

A14

18

A15

22

A16

41

OE#

17

WE#

6

CE#

23

N.C

28

N.C

IDT71016S

NS

SRAM

4

D0/IOPI0
D1/IOPI1
D2/IOPI2
D3/IOPI3
D4/IOPI4
D5/IOPI5
D6/IOPI6

D7/IOPI7
D8/IOPM0
D9/IOPM1

D10/IOPM2
D11/IOPM3
D12/IOPM4
D13/IOPM5
D14/IOPM6
D15/IOPM7

32KX1/32KCLKIN

32KX2

CLK/IOPL5

CLKOUT/IOPC7

PC87435

PC87435-SKIPPER

7

I/O0

8

I/O1

9

I/O2

10

I/O3

13

I/O4

14

I/O5

15

I/O6

16

I/O7

29

I/O8

30

I/O9

31

I/O10

32

I/O11

35

I/O12

36

I/O13

37

I/O14

38

I/O15

40

BHE#

39

BLE#

11

VCC

33

VCC

12

VSS

34

VSS

CLK_20MHZ {4}

R7 0/6/X

12

R9

20M/6

Y1
XTL-32KHz

12

D[0..15] {5,6}

3V_SB

D[0..15] {5,6}

R11
511K/6

1 2

12

C2
12P/6

CLK32K {7}

D0

138

D1

139

D2

140

D3

141

D4

144

D5

145

D6

146

D7

147

D8

148

D9

149

D10

155

D11

156

D12

3

D13

4

D14

27

D15

28

158

160

47

1

1

D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15

12

C3

0.1U/6

TT1

BHE- {4}
BLE- {4}

12

C4

0.1U/6

12

1 2

C1
12P/6

12

C5

0.1U/6

3

A4

1 2

A0

1 2

A1

A2

A3

A5

2

R176 1K/6

R1 1K/6

R182
1K/6/X

1 2

1 2

Modify 2004/2/2

R2 10K/6

1 2

R3 10K/6

1 2

R4 10K/6/X

1 2

R5 10K/6/X

1 2

R173

R174

1K/6/X

R175

1K/6/X

1K/6

1 2

1 2

Modify 2004/2/2

GIGABYTE TECHNOLOGY CORPORATION

Title

Size Document Number Rev

Date: Sheet

Friday, July 30, 2004

3V_SB

PC87435A

GC-HP1NSY

1

311

1.1

of

5

C7

0.1U/6

15
14
13
10

9

19

18

8

7

22

23

6

31

30

106
108
107
105
109

U1B

LAD0
LAD1
LAD2
LAD3

LFRAME#

RESET1#

LCLK

LDRQ#

SERIRQ

SMI#

PWUREQ#

KCSRST#/IOPB6

KCSSCI#/IOPD3

RESET2#/EXWINT24/IOPD2

TCK
TDI
TDO
TINT#
TMS

PC87435

PC87435-SKIPPER

3V_SB

12

C8

0.1U/6

U5

2

I/O

3

I/O

5

I/O

6

I/O

7

I/O

8

I/O

12

I/O

13

I/O

14

I/O

16

I/O

18

I/O

19

I/O

XILINX

20

I/O

21

I/O

10

TMS

9

TDI

11

TCK

26

VCCIO

XC9536/VFP

LPC_AD[0..3]{7}

D D

LPC_FRAME-{7}

LPC_CLK{7}

LPC_DRQ-{7}

SER_IRQ{7}

BMC_SMI-{7}

3V_SB

C C

B B

A A

BMC_SCI-{7}

3V_SB

OE-{3,5,6}
WE0-{3,6}
WE1-{3}

A[4..7]{3}

SELIO-{3}

PCIRST-{7}

RSTDRV{6}

3V_SB

LRESET-

3V_SB

LPC_DRQ-

SER_IRQ

BMC_SMI-

R40 1K/6

1 2

R41 1K/6

1 2

R42 1K/6

1 2

BMC_SCI-

RN1

1 2
3 4
5 6
7 8

8P4R-1K

R50 1K/6

1 2

RN2

1 2
3 4
5 6
7 8

8P4R-1K

5

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3

OE­WE0­WE1-

A[4..7]

SELIO­I2CINT­PCIRST-

RSTDRV

TMS_PAL
TDI_PAL

TCK_PAL

R20 33/6

1 2

R22 33/6

1 2

R24 33/6

1 2

R26 33/6

1 2

R31 0/6

1 2

R34 1K/6

1 2

R35 0/6/X

1 2

R36 0/6/X

1 2

I2CINT

TCK
TDI

TINT
TMS

TDO

A4
A5
A6
A7

3V_SB

TDI_PAL
TMS_PAL
TCK_PAL
TDO_PAL

12

4

NS

N.C

N.C

N.C

N.C

N.C

111220218586919297

15

VCC

GND

GND

GND VCC

41725 35

XC9536/VQFP

4

SDA1/IOPB4

SCL1/IOPB3

SDA2/IOPC2
SCL2/IOPC1

USCLK/IOPB2

URXD/IOPB0

UTXD/IOPB1

TB1/EXWINT22/IOPC4

TB2/EXWINT23/IOPC6

PWM0/IOPA0
PWM1/IOPA1
PWM2/IOPA2
PWM3/IOPA3
PWM4/IOPA4
PWM5/IOPA5
PWM6/IOPA6
PWM7/IOPA7

N.C

N.C

N.C

N.C

N.C

98

I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O

I/O
I/O
I/O
I/O
I/O
I/O

TDO

GSR(I/O)

GTS1(I/O)
GTS2(I/O)

GCK1(I/O)
GCK2(I/O)
GCK3(I/O)

TA1/IOPC3

TA2/IOPC5

AD0
AD1
AD2

AD3
AD4/IOPE0
AD5/IOPE1
AD6/IOPE2
AD7/IOPE3

AD8/DP
AD9/DN

22
23
27
28
29
30
31
32

37
38
39
40
41
42

24
33

36
34

43
44
1

164
163

170
169

162
153
154

171
172

175
176

81
82
83
84
87
88
89
90
93
94

32
33
36
37
38
39
40
43

TMS
TDI

TDO

TCK
TINT

R55 33/6

1 2

R56 33/6

1 2

R57 33/6

1 2

R58 33/6

1 2

R59 33/6

1 2

R60 33/6/X

1 2

R62 33/6/X

1 2

R63 33/6

1 2

R64 33/6

1 2

R65 33/6

1 2

R67 33/6

1 2

R69 33/6

1 2

3

SMBDATA0
SMBCLK0

SMBDATA1
SMBCLK1

TIMER_HALT­UART_RXD
UART_TXD

BMC_BEEP
IPMB_ALERT-

IOPC5 BMC_BEEP
PCIPME-

P1_IERR­P2_IERR­P1_THERM­P2_THERM-

R45 0/6

1 2

RTCRST­RST_PWRON_PS­CHIPSET_PWRGD
BMC_SYSIRQ
RST_REQ-

BMC_WPT­VIDEO_BLANK-

DEBUG1

12
34
56
78
910
11 12
13 14

H2X7

16BIT_WE­BHE­BLE­WR_PCF8584
LRESET-

SERCSA­SERCSB­PCF8584CS-

I2CINT
8584CK10M

TDO_PAL
SERCK10MHZ

CLK_20MHZ

PCIRST

SMBDATA1 {8}
SMBCLK1 {8}

TIMER_HALT- {7}

BMC_BEEP {7}
IPMB_ALERT- {7}

PCIPME- {7}

P1_IERR- {7}
P2_IERR- {7}
P1_THERM- {7}
P2_THERM- {7}

RTCRST- {7}
RST_PWRON_PS- {7}
CHIPSET_PWRGD {7}
BMC_SYSIRQ {7}
RST_REQ- {7}

BMC_WPT- {7}
VIDEO_BLANK- {7}

3V_SB

16BIT_WE- {3}
BHE- {3}
BLE- {3}
WR_PCF8584 {5}
LRESET- {5}

SERCSA- {6}
SERCSB- {6}
PCF8584CS- {5}I2CINT-{5}

8584CK10M {5}

SERCK10MHZ {6}

CLK_20MHZ {3}

PCIRST {5}

3

/X : Do not mount this component.

For reserved only.

SMBDATA0
SMBCLK0

5V_SB

R51
1K/6

1 2

1 2

12

12

R53
0/6/X

UART_RXD

UART_RTS{5}

UART_RTS

UART_TXD

R52
1K/6

R54
0/6/X

2

1 2

U3

4 5

GND

3
2

NC

PCA9515/X

R46 0/6

1 2

R48 0/6

1 2

R169
1K/6/X

1 2

12

R170
0/6

1

2

3 6

4

2

5V_SB

0.1U/6/XC6

EN

6
7
81

VCC

U4

1

A0

2

A1

4

GND

AT24C256N-10SI-2.7

Address : A6

12

U6

RO

VCC

REDIBINV

DE ANON

GND

MAX483/X

SMBDATA0
SMBCLK0

SMBDATA1
SMBCLK1

IPMB_ALERT-

P1_IERR­P2_IERR­P1_THERM­P2_THERM-

TIMER_HALT­RST_REQ­IOPC5

LAN_SDA
LAN_SCL

R38

R37

4.7K/6/X

4.7K/6/X

1 2

5V_SB

0.1U/6/XC9

8

7

5

Title

Size Document Number Rev

Date: Sheet

1 2

1 2

8

VCC

7

WC

63

SCLKA2

5

SDA

5V_SB

GIGABYTE TECHNOLOGY CORPORATION

Friday, July 30, 2004

R39

4.7K/6/X

R43 0/6

1 2

R44 0/6

1 2

R47 0/6/X

1 2

R49 0/6/X

1 2

5V_SB

RS422-

12

R66
120/6/X

RS422+

1

R15 4.7K/6

1 2

R16 4.7K/6

1 2

R17 4.7K/6

1 2

R18 4.7K/6

1 2

R19 1K/6

12

R21 4.7K/6/X

1 2

R23 4.7K/6/X

1 2

R25 4.7K/6/X

1 2

R27 4.7K/6/X

1 2

R28 4.7K/6

1 2

R29 4.7K/6

1 2

R30 4.7K/6

1 2

R32 4.7K/6/X

12

R33 4.7K/6/X

12

R73 1K/6

12

LAN_SDA
LAN_SCL

IPMB_SDA
IPMB_SCL

SMBCLK2
SMBDATA2

12

R61
750/6/X

5V_SB

12

R68
750/6/X

PC87435B & PAL

GC-HP1NSY

1

3V_SB

5V_SB

LAN_SDA {7}
LAN_SCL {7}

IPMB_SDA {7,8}
IPMB_SCL {7,8}

SMBCLK2 {5,8}
SMBDATA2 {5,8}

ICMB1

1
2
3

H1X3/X

411

1.1

of

5

5V_SB

R70 1K/6/X

1 2

R71 1K/6/X

1 2

R74 1K/6

1 2

R87 1K/6/X

1 2

R95 1K/6/X

1 2

VCC

R75 1K/6

1 2

R76 1K/6

1 2

R77 1K/6

3V_SB

VCC3

VCC3

1 2

R79 1K/6

1 2

R80 1K/6

1 2

R82 1K/6

1 2

R83 1K/6

1 2

R85 1K/6

1 2

R86 1K/6

1 2

R90 1K/6/X

1 2

R91 1K/6/X

1 2

R92 1K/6

1 2

R93 1K/6/X

1 2

R94 1K/6/X

1 2

R96 1K/6

1 2

R97 1K/6

1 2

R98 1K/6

1 2

R99 1K/6

1 2

R100 1K/6

1 2

R101 1K/6

1 2

R102 1K/6

1 2

R103 1K/6

1 2

R104 1K/6

1 2

D D

C C

RESET_BTN­BZR_STOP
BMC_SCR_KB­BMCRST-

BMC_SLP_BTN-

EMP_EN­ALL_ERROR
PWR_ERROR
HDD_ERROR
FAN_ERROR
PWR_LED
BMC_ID_LED
BMC_FAN_CTL
LPCPD-

SYS_RESET­PWR_BTNO­BMC_IDN_BTN-

CPUBSP_TRI­CPUAP_TRI­BMC_NMI

FANIO10
FANIO11
FANIO12
FANIO13
FANIO14
FANIO15
FANIO16
FANIO17

RESET_BTN-{7}
BZR_STOP{7}
BMC_SLP_BTN-{7}
BMC_SCR_KB-{7}

EMP_EN-{7}
SYS_RESET-{7}
PWR_BTNO-{7}
CPUBSP_TRI-{7}
CPUAP_TRI-{7}
BMC_IDN_BTN-{7}
ALL_ERROR{7}
PWR_ERROR{7}
HDD_ERROR{7}
FAN_ERROR{7}
PWR_LED{7}
LPCPD-{7}
BMC_NMI{7}
BMC_FAN_CTL{7}

BMC_ID_LED{7}

COM2_EN-{7}

PRESENSE2{7}

4

RESET_BTN­BZR_STOP
BMC_SLP_BTN­BMC_SCR_KB-

EMP_EN­SYS_RESET­PWR_BTNO­CPUBSP_TRI­CPUAP_TRI­BMC_IDN_BTN­ALL_ERROR
PWR_ERROR
HDD_ERROR
FAN_ERROR
PWR_LED
LPCPD­BMC_NMI
BMC_FAN_CTL
ERR_LED
BMC_ID_LED

FANIO10
FANIO11
FANIO12
FANIO13
FANIO14
FANIO15
FANIO16
FANIO17

COM2_EN­PRESENSE2

U1C

41

IOPD4

42

IOPD5

54

IOPD6

55

IOPD7

49

IOPP0

50

IOPP1

51

IOPP2

52

IOPP3

53

IOPP4

56

IOPP5

57

IOPP6

58

IOPP7

59

IOPP8

60

IOPP9

61

IOPP10

64

IOPP11

65

IOPP12

66

IOPP13

67

IOPP14

68

IOPP15

71

IOPN0

72

IOPN1

73

IOPN2

74

IOPN3

77

IOPN4

78

IOPN5

79

IOPN6

80

IOPN7

168

IOPC0

5

IOPB5

102

DA3

101

DA2

100

DA1

99

DA0

PC87435

PC87435-SKIPPER

3

RING#/PFAIL#/RESET2#/IOPB7

RI1#/EXWINT20/IOPD0

RI2/EXWINT21/IOPD1

EXWINT40/IOPE5
EXWINT45/IOPE6
EXWINT46/IOPE7

BRKL_RSTO#/IOPJ7

NS

GND

GND

GND

GND

GND

GND

GND

173546

122

137

159

167

SWIN/IOPE4

BTS0/IOPJ2
BTS1/IOPJ3
BTS2/IOPJ4

PFS/IOPJ5

PLI/IOPJ6

IOPF0
IOPF1
IOPF2
IOPF3
IOPF4
IOPF5
IOPF6
IOPF7

AVCC

VBAT

VDD

VSB
VSB
VSB
VSB
VSB
VSB

AGND

165

26

29

2

44
24
25

62
63
69
70
75
76

110
111
114
115
116
117
118
119

95

161

16

34
45
123
136
157
166

96

POWERGOOD

SINTA

PWR_BTN-

BMC_SMI_IN­LAN1_SMBALT­LAN2_SMBALT-

BMCRST­UART_RTS
BMC_SWI­LAN_ALTRST­PX_RASERR­SLP_S5-

CPU1_SKTOCC­CPU2_SKTOCC­USB1_FUSE
USB2_FUSE
KBMS_FUSE
VGA_FUSE
SCSI1_FUSE
SCSI2_FUSE

12

C10

0.1U/6

POWERGOOD {7,8}

SINTA {6}

PWR_BTNI- {7}

BMC_SMI_IN- {7}
LAN1_SMBALT- {7}
LAN2_SMBALT- {7}

BMCRST- {7,8}
UART_RTS {4}
BMC_SWI- {7}
LAN_ALTRST- {7}
PX_RASERR- {7}
SLP_S5- {7}

CPU1_SKTOCC- {7}
CPU2_SKTOCC- {7}
USB1_FUSE {7}
USB2_FUSE {7}
KBMS_FUSE {7}
VGA_FUSE {7}
SCSI1_FUSE {7}
SCSI2_FUSE {7}

12

C11

0.1U/6

R105
0/6

1 2

3V_SB

12

2

C12

0.1U/6

12

C13

0.1U/6

12

C14

0.1U/6

3V_SB

12

R177 0/6/X

R72 0/6

C15

0.1U/6

12

12

BMC_SMI_IN-

LAN1_SMBALT-

LAN2_SMBALT-

PX_RASERR-

SLP_S5-

12

C16

0.1U/6

12

C17

0.1U/6

1

SINTB {6}

PCIRST {4}

R78 1K/6

12

R81 1K/6

12

R84 1K/6

12

R88 1K/6/X

12

R89 1K/6/X

12

3V_SB

B B

VCC3

5

CPU1_SKTOCC­CPU2_SKTOCC-

1 2

R109 1K/6

1 2

R111 1K/6

1 2

R113 1K/6

1 2

R115 1K/6

1 2

R118 1K/6

1 2

R121 1K/6

1 2

R124 1K/6

1 2

R126 1K/6

1 2

LED1

LED_YELLOW_SMD

FANIO10
FANIO11
FANIO12
FANIO13
FANIO14
FANIO15
FANIO16
FANIO17

ERR_LED

R110 4.7K/6

1 2

R112 4.7K/6

1 2

R114 4.7K/6

1 2

R116 4.7K/6

1 2

R119 4.7K/6

1 2

R122 4.7K/6

1 2

R125 4.7K/6

1 2

R127 4.7K/6

1 2

8584CK10M{4}
SMBDATA2{4,8}
SMBCLK2{4,8}

R171 0/6/X

LRESET-{4}

BMCRST-{7,8}

4

1 2

R172 0/6

1 2

8584RST-

3

I2CINT-{4}

PCF8584CS-{4}

OE-{3,4,6}

WR_PCF8584{4}

8584CK10M
SMBDATA2
SMBCLK2

I2CINT-

PCF8584CS­OE­WR_PCF8584

5V_SB

U7

1

CLK

2

SDA

3

SCL

4

IACK#

5

INT#

19

RESET#

17

CS#

16

RD#

18

WR#

10

VSS

PCF8584

PCF8584

R117 1K/6

1 2

R120 1K/6

1 2

R123 1K/6

1 2

2

VDD

DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7

R106 1K/6/X

1 2

R107 1K/6/X

1 2

5V_SB

R108 330/6

1 2

FANIO0{7}
FANIO1{7}
FANIO2{7}
FANIO3{7}

A A

FANIO4{7}
FANIO5{7}
FANIO6{7}
FANIO7{7}

FANIO0
FANIO1
FANIO2
FANIO3
FANIO4
FANIO5
FANIO6
FANIO7

5V_SB

20

A0

6

A0

D0

7

D1

8

D2

9

D3

11

D4

12

D5

13

D6

14

D7

15

SMBDATA2
SMBCLK2
I2CINT-

GIGABYTE TECHNOLOGY CORPORATION

Title

Size Document Number Rev

Date: Sheet

Friday, July 30, 2004

0.1U/6C18

1 2

A0 {3,6}

D[0..7]

D[0..7] {3,6}

PC87435C & I2C CONTROLLER

GC-HP1NSY

1

511

1.1

of

5

4

3

2

1

MH1

MH2

Modify Hold to

4.5mm from

0.1U/6/XC30

0.1U/6/XC32

EXT_TXDA
EXT_DTRA­EXT_RTSA-

EXT_RXDA
EXT_CTSA­EXT_RIA­EXT_DCDA­EXT_DSRA-

R134 4.7K/6/X

12

3.2mm

12

C20
180P/6/X

12

12

C21
180P/6/X

U9

12

C1+

14

C1-

15

C2+

16

C2-

7

T1IN

6

T2IN

20

T3IN

21

T4IN

8

R1OUT

5

R2OUT

26

R3OUT

22

R4OUT

19

R5OUT

24 25

EN SHDN#

ADM213E/X

C22
180P/6/X

VCC

GND

T1OUT
T2OUT
T3OUT
T4OUT

R1IN
R2IN
R3IN
R4IN
R5IN

12

V+

V-

C23
180P/6/X

11
13
17
10

2
3
1
28

9
4
27
23
18

12

C24
180P/6/X

CEXT_TXDA
CEXT_DTRA­CEXT_RTSA-

CEXT_RXDA
CEXT_CTSA­CEXT_RIA­CEXT_DCDA­CEXT_DSRA-

12

C25
180P/6/X

5V_SB

5V_SB

12

C26
180P/6/X

1 2

1 2

1 2

12

C27
180P/6/X

0.1U/6/XC28

0.1U/6/XC29

0.1U/6/XC31

CEXT_TXDA {7}
CEXT_DTRA- {7}
CEXT_RTSA- {7}

CEXT_RXDA {7}
CEXT_CTSA- {7}
CEXT_RIA- {7}
CEXT_DCDA- {7}
CEXT_DSRA- {7}

3V_SB

D D

SERCSA-

SERCSB-

SERCSA­SERCSB­OE­WE0-

D0
D1
D2
D3
D4
D5
D6
D7

A0
A1
A2

RSTDRV

SINTB
SINTA

SERCK10MHZ

CEXT_RXDB
CEXT_DTRB­CEXT_DSRB-

CEXT_CTSB-

SERCSA-{4}
SERCSB-{4}
OE-{3,4,5}
WE0-{3,4}

D[0..7]{3,5}

C C

3V_SB

CEXT_DCDB­CEXT_TXDB

CEXT_RTSB­CEXT_RIB-

B B

D[0..7]

A0{3,5}
A1{3}
A2{3}

RSTDRV{4}

SINTB{5}
SINTA{5}

SERCK10MHZ{4}

R128 1K/6/X

1 2

R129 1K/6/X

1 2

EMP_PORT1

12
34
56
78
910

H2X5/X

U8

10

CSA#

11

CSB#

19

IOR#

15

IOW#

44

D0

45

D1

46

D2

47

D3

48

D4

1

D5

2

D6

3

D7

28

A0

27

A1

26

A2

36

RESET

29

INTB

30

INTA

13

XTAL1

14

XTAL2

16C652LQFP/X

42

VCC

16C652TQFP

RS232

CONTROLLER

GND

N.C

1712242537

3V_SB

N.C

N.C

1 2

RXRDY#

OP2A#

RTSA#
DTRA#
CTSA#
DSRA#

RXRDYB#

OP2B#
RTSB#
DTRB#
CTSB#
DSRB#

N.C

1 2

1 2

CDA#

RIA#

CDB#

RIB#

0.1U/6/XC19

5

RXA

7

TXA

31
32
33
34
38
39
40
41

4

RXB

8

TXB

18
9
22
35
23
20
16
21

R130 1K/6/X

R131 1K/6/X

EXT_RXDA
EXT_TXDA

EXT_RTSA­EXT_DTRA­EXT_CTSA­EXT_DSRA­EXT_DCDA­EXT_RIA-

EXT_RXDB
EXT_TXDB

EXT_RTSB­EXT_DTRB­EXT_CTSB­EXT_DSRB­EXT_DCDB­EXT_RIB-

R132

1K/6/X

1 2

1 2

R133

1K/6/X

SINTA

SINTB

5V_SB

CEXT_DCDA­CEXT_RXDA
CEXT_TXDA
CEXT_DTRA­CEXT_DSRA­CEXT_RTSA­CEXT_CTSA­CEXT_RIA-

1 2

1 2

RN7

EXT_TXDB
EXT_DTRB­EXT_RTSB-

12

C45
180P/6/X

EXT_RXDB

EXT_CTSB­EXT_RIB­EXT_DCDB­EXT_DSRB-

2

5V_SB

0.1U/6/XC34

1 2

0.1U/6/XC36

1 2

EXT_TXDB CEXT_TXDB
EXT_DTRB-

A A

5V_SB 5V_SB

EXT_RTSB-

EXT_RXDB
EXT_CTSB­EXT_RIB­EXT_DCDB­EXT_DSRB-

R135 4.7K/6/X

12

5

U10

12

C1+

14
15
16

7

6
20
21

8

5
26
22
19

24 25

VCC
C1­C2+
C2-

GND

T1IN

T1OUT

T2IN

T2OUT

T3IN

T3OUT

T4IN

T4OUT

R1OUT

R1IN

R2OUT

R2IN

R3OUT

R3IN

R4OUT

R4IN

R5OUT

R5IN

EN SHDN#

ADM213E/X

V+

V-

11
13
17
10

2

CEXT_DTRB-

3

CEXT_RTSB-

1
28

CEXT_RXDB

9

CEXT_CTSB-

4

CEXT_RIB-

27

CEXT_DCDB-

23

CEXT_DSRB-

18

1 2

1 2

1 2

4

0.1U/6/XC33

0.1U/6/XC35

0.1U/6/XC37

CEXT_DCDB­CEXT_RXDB
CEXT_TXDB
CEXT_DTRB­CEXT_DSRB­CEXT_RTSB­CEXT_CTSB­CEXT_RIB-

12

C38
180P/6/X

12

C39
180P/6/X

12

C42
180P/6/X

12

C43
180P/6/X

12

C44
180P/6/X

12

12

C41

C40

180P/6/X

180P/6/X

3

7 8
5 6
3 4
1 2

8P4R-0/X

7 8
5 6
3 4
1 2

8P4R-0/X

Title

Size Document Number Rev

Date: Sheet

CEXT_TXDA
CEXT_DTRA­CEXT_RTSA­CEXT_RXDA

RN8

CEXT_CTSA­CEXT_RIA­CEXT_DCDA­CEXT_DSRA-

GIGABYTE TECHNOLOGY CORPORATION

RS232 INTERFACE

Friday, July 30, 2004

GC-HP1NSY

1

611

1.1

of

5

3V_SB

D D

RESET_BTN-{5}
BMCRST-{5,8}

BMC_SLP_BTN-{5}

FANIO4{5}
FANIO5{5}
FANIO6{5}
FANIO7{5}

PWR_BTNI-{5}
BMC_SCR_KB-{5}
BMC_BEEP{4}

BMC_IDN_BTN-{5}
BMC_WPT-{4}

BZR_STOP{5}

C C

B B

LPC POWER DOWN

VIDEO_BLANK-{4}

P1_IERR-{4}
P2_IERR-{4}

P1_THERM-{4}
P2_THERM-{4}

CEXT_DCDA-{6}
CEXT_RXDA{6}
CEXT_RTSA-{6}
CEXT_DSRA-{6}
CEXT_TXDA{6}
CEXT_CTSA-{6}
CEXT_DTRA-{6}
CEXT_RIA-{6}

CPUBSP_TRI-{5}
CPUAP_TRI-{5}

CPU1_SKTOCC-{5}
CPU2_SKTOCC-{5}

USB1_FUSE{5}
USB2_FUSE{5}

KBMS_FUSE{5}
VGA_FUSE{5}

SCSI1_FUSE{5}
SCSI2_FUSE{5}
IPMB_ALERT-{4}

LPC_CLK{4}

LPC_AD0{4}
LPC_AD1{4}
LPC_AD2{4}
LPC_AD3{4}

LPC_FRAME-{4}

LPCPD-{5}

LPC_DRQ-{4}

PCIRST-{4}

OUTPUT

R136 4.7K/6/X

12

4

IPMI1

1

5V

3

PRESENSE1

RESET_BTN­BMCRST-

BMC_SLP_BTN-

FANIO4
FANIO5
FANIO6
FANIO7

PWR_BTNI­BMC_SCR_KB- POWERGOOD
BMC_BEEP

BMC_ID_BTN­BMC_WPT-

BZR_STOP

VIDEO_BLANK-

P1_IERR­P2_IERR-

P1_THERM­P2_THERM-

CEXT_DCDA­CEXT_RXDA
CEXT_RTSA­CEXT_DSRA­CEXT_TXDA
CEXT_CTSA­CEXT_DTRA­CEXT_RIA-

CPUBSP_TRI­CPUAP_TRI-

CPU1_SKTOCC­CPU2_SKTOCC-

USB1_FUSE
USB2_FUSE

KBMS_FUSE
VGA_FUSE

SCSI1_FUSE
SCSI2_FUSE
IPMB_ALERT-

LPC_CLK

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3

LPC_FRAME­LPCPD- PRESENSE2
LPC_DRQ­PCIRST-

5V

5

BMC_CARD_PRESENCE1

7

5VSB

9

5VSB

11

BMC_RST_BTN-

13

BMC_RST-

15

GND

17

BMC_SLP_BTN-

19

3V

21

3V

23

FAN_TACHO4

25

FAN_TACHO5

27

FAN_TACHO6

29

FAN_TACHO7

31

GND

33

GND

35

BMC_PWR_BTN-

37

BMC_SECURE_MODE_KB-

39

BMC_SPKR-

41

3VSB

43

3VSB

45

BMC_ID_BTN-

47

FD_WP-

49

GND

51

BMC_NMI_BTN-

53

3VSB

55

3VSB

57

VIDEO_BLANK

59

GND

61

RESERVED

63

RESERVED

65

GND

67

RESERVED

69

RESERVED

71

GND

73

DCD-

75

SIN

77

RTS-

79

DSR-

81

SOUT

83

CTS-

85

DTR-

87

RI-

89

GND

91

RESERVED

93

RESERVED

95

GND

97

RESERVED

99

RESERVED

101

GND

103

RESERVED

105

RESERVED

107

GND

109

RESERVED

111

RESERVED

113

GND

115

RESERVED

117

RESERVED

119

RESERVED

121

GND

123

LPC_CLK

125

GND

127

LPC_AD0

129

LPC_AD1

131

LPC_AD2

133

LPC_AD3

135

GND

137

LPC_FRAME-

139

LPC_PD-

141

LPC_RQ-

143

LPC_RST-

IPMI_SODIMM

3

BMC_SYSRDY_LED
FP_COOL_FLT_LED

MEM_ERR_ALERT-

CHIPSET_PWR_BTN-

FRB3_TIMER_HALT-

BMC_CARD_PRESENCE2

+12V

FP_SYSFLT_LED

BMC_ID_LED

RESERVED
RESERVED

GND

BMC_FAN_CTL

CHIPSET_PWRGD

GND
FAN_TACHO0
FAN_TACHO1
FAN_TACHO2
FAN_TACHO3

3VSB
3VSB

RST_PWRGD_PS

VBAT

GND

PCI_I2C_SDA
PCI_I2C_SCL

GND

LAN1_SMBALT­LAN2_SMBALT-

GND
LAN_I2C_SDA
LAN_I2C_SCL

GND

CLK32K_RTC

GND

CHIPSET_SLP_S5-

BMC_NMI

GND

RESERVED
RESERVED

GND

RESERVED
RESERVED

GND

BMC_SYSIRQ

3VSB
3VSB

BMC_SMI-

RST_PWRON_PS-

SMI_INPUT-

BMC_CLR_CMOS-

RST_REQ-

LAN_ALTRST-

DRV_EN

BMC_SCI-

BMC_SWI-

GND

I2C3_5VSB_SDA
I2C3_5VSB_SCL

GND

I2C2_3VSB_SDA
I2C2_3VSB_SCL

GND

I2C1_3V_SDA
I2C1_3V_SCL

GND

IPMB_SDA
IPMB_SCL

3VSB
3VSB

5VSB
5VSB

+12VVCC5V_SBVCC3

3V_SB

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60

62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144

PWR_LED
PWR_ERROR
FAN_ERROR
BMC_ID_LED
PCIPME­SER_IRQ

BMC_FAN_CTL
CHIPSET_PWRGD

FANIO0
FANIO1
FANIO2
FANIO3

PX_RASERR-

VBAT

PCI_I2C_SDA
PCI_I2C_SCL

LAN1_SMBALT­LAN2_SMBALT-

LAN_SDA
LAN_SCL

CLK32K

SLP_S5­PWR_BTNO­BMC_NMI

SYS_RESET­COM2_EN-

HDD_ERROR
ALL_ERROR

BMC_SYSIRQ

BMC_SMI­RST_PWRON_PS­BMC_SMI_IN­RTCRST­RST_REQ­LAN_ALTRST­EMP_EN­BMC_SCI­BMC_SWI­TIMER_HALT-

I2C_5VSB_SDA
I2C_5VSB_SCL

I2C_3VSB_SDA
I2C_3VSB_SCL

SENSOR_SDA
SENSOR_SCL

IPMB_SDA
IPMB_SCL

2

PWR_LED {5}
PWR_ERROR {5}
FAN_ERROR {5}
BMC_ID_LED {5}
PCIPME- {4}
SER_IRQ {4}

BMC_FAN_CTL {5}
CHIPSET_PWRGD {4}

FANIO0 {5}
FANIO1 {5}
FANIO2 {5}
FANIO3 {5}

PX_RASERR- {5}
POWERGOOD {5,8}

PCI_I2C_SDA {8}
PCI_I2C_SCL {8}

LAN1_SMBALT- {5}
LAN2_SMBALT- {5}

LAN_SDA {4}
LAN_SCL {4}

CLK32K {3}

SLP_S5- {5}
PWR_BTNO- {5}
BMC_NMI {5}

SYS_RESET- {5}
COM2_EN- {5}

HDD_ERROR {5}
ALL_ERROR {5}

BMC_SYSIRQ {4}

BMC_SMI- {4}
RST_PWRON_PS- {4}
BMC_SMI_IN- {5}
RTCRST- {4}
RST_REQ- {4}
LAN_ALTRST- {5}
EMP_EN- {5}
BMC_SCI- {4}
BMC_SWI- {5}
TIMER_HALT- {4}

I2C_5VSB_SDA {8}
I2C_5VSB_SCL {8}

I2C_3VSB_SDA {8}
I2C_3VSB_SCL {8}

SENSOR_SDA {8}
SENSOR_SCL {8}

IPMB_SDA {4,8}
IPMB_SCL {4,8}

PRESENSE2 {5}

System Ready LED.
Power Fault LED.
FAN fail LED.
System ID LED.

Memory Error Alert

3VSB I2C BUS

HDD Error LED
All Error LED

Stop the FRB3 timer. BIOS assert this signal.

To SB for control sleep mode.
INPUT

5VSB I2C BUS

3VSB I2C BUS

5VSB I2C BUS

5VSB I2C BUS

1

A A

GIGABYTE TECHNOLOGY CORPORATION

Title

Size Document Number Rev

5

4

3

2

Date: Sheet

POWER & GOLDEN FINGER

Friday, July 30, 2004

GC-HP1NSY

1

711

1.1

of

5

5V_SB

LED2 LED_YELLOW_SMD

RN3

7 8
5 6
3 4

D D

C C

1 2

8P4R-330

RN4

7 8
5 6
3 4
1 2

8P4R-330

RN5

7 8
5 6
3 4
1 2

8P4R-330

RN6

7 8
5 6
3 4
1 2

8P4R-330

1 2

LED3 LED_YELLOW_SMD

1 2

LED4 LED_YELLOW_SMD

1 2

LED5 LED_YELLOW_SMD

1 2

LED6 LED_GREEN_SMD

1 2

LED7 LED_GREEN_SMD

1 2

LED8 LED_GREEN_SMD

1 2

LED9 LED_GREEN_SMD

1 2

LED10 LED_YELLOW_SMD

1 2

LED11 LED_YELLOW_SMD

1 2

LED12 LED_YELLOW_SMD

1 2

LED13 LED_YELLOW_SMD

1 2

LED14 LED_GREEN_SMD

1 2

LED15 LED_GREEN_SMD

1 2

LED16 LED_GREEN_SMD

1 2

LED17 LED_GREEN_SMD

1 2

LED0

LED1

LED2

LED3

LED4

LED5

LED6

LED7

LED8

LED9

LED10

LED11

LED12

LED13

LED14

LED15

4

I2C_5VSB_SDA
I2C_5VSB_SCL

PCI_I2C_SDA
PCI_I2C_SCL

I2C_3VSB_SDA IPMB_SCL
I2C_3VSB_SCL

R137 4.7K/6/X
R139 4.7K/6/X

R138 4.7K/6/X
R140 4.7K/6/X

R141 4.7K/6/X
R142 4.7K/6/X

3

5V_SB

12
12

3V_SB

12
12

12
12

SMBDATA1{4}
SMBCLK1{4}

POWERGOOD{5,7}

SMBDATA2{4,5}
SMBCLK2{4,5}

SMBDATA1 IPMB_SDA
SMBCLK1

SMBDATA2
SMBCLK2

POWERGOOD

2

1 2

1 2

1 2

0.1U/6/XC46

U11

4 5

GND

3
2

VCC

NC

PCA9515/X

R146 0/6

1 2

R147 0/6

1 2

R181 0/6/X

0.1U/6/XC47

U12

4 5

GND

3
2

VCC

NC

PCA9515/X

R151 0/6/X

1 2

R152 0/6/X

1 2

1

5V_SB

R145

R144

R143

4.7K/6/X

EN

EN

1 2

6
7
81

5V_SB

12

R180
0/6/X

VCC

R148

4.7K/6/X

1 2

6
7
81

5V_SB

1 2

1 2

4.7K/6/X

R149

4.7K/6/X

4.7K/6/X

1 2

R150

4.7K/6/X

1 2

SENSOR_SDA
SENSOR_SCL

IPMB_SDA {4,7}
IPMB_SCL {4,7}

SENSOR_SDA {7}
SENSOR_SCL {7}

K6

K12

2

U13

19

SDA

18

SCL

1

A0

2

A1

3

A2

20

VDD

10

VSS

PCA9544/TSSOP

PCI_I2C_SDA

5

SDA0

SCL0

SDA1

SCL1

SDA2

SCL2

SDA3

SCL3

INT0
INT1
INT2
INT3

INTOUT

PCI_I2C_SCL

6

I2C_5VSB_SDA

8

I2C_5VSB_SCL

9

I2C_3VSB_SDA

12

I2C_3VSB_SCL

13

SENSOR_SDA

15

SENSOR_SCL

16

4
7
11
14

17

COUPON1

COUPON1 COUPON

COUPON2

COUPON2

COUPON3

COUPON3 COUPON

COUPON4

COUPON4

GIGABYTE TECHNOLOGY CORPORATION

Title

Size Document Number Rev

Date: Sheet

Friday, July 30, 2004

I2C_DECODER

GC-HP1NSY

PCI_I2C_SDA {7}
PCI_I2C_SCL {7}

I2C_5VSB_SDA {7}
I2C_5VSB_SCL {7}

I2C_3VSB_SDA {7}
I2C_3VSB_SCL {7}

SENSOR_SDA {7}
SENSOR_SCL {7}

21

COUPON

21

21

COUPON

21

1

3V_SBA

3V_SBA

811

1.1

of

5V_SB5V_SB5V_SB

12

12

R153

4.7K/6/X

B B

12

R162
0/6

Address : C0

A A

12

R154

4.7K/6/X

R163
0/6

5

12

12

R155

4.7K/6/X

R164
0/6

LED0

LED1

LED2

LED3

LED4

LED5

U14

1

LED0

2

LED1

3

LED2

4

LED3

5

LED4

6

LED5

2423222120

A2A1A0

VDD

LED6

LED7

VSS

LED8

7891011

4

SDA

LED9

19

SCL

RESET

LED15

LED14

LED13

LED12

LED11

LED10

PCA9552

12

5V_SB

5V_SB

LED_SDA
LED_SCL

12

R179

4.7K/6/X

Modify 2004/2/2

R178 0/6

18

17

16

15

14

13

1 2

LED15

LED14

LED13

LED12

LED11

LED10

LED9

LED8

LED7

LED6

R165 0/6/X

1 2

R166 0/6/X

1 2

R167 0/6

1 2

R168 0/6

1 2

3

IPMB_SDA
IPMB_SCL

SMBDATA2
SMBCLK2

BMCRST- {5,7}

SMBDATA2
SMBCLK2

R156 4.7K/6/X

12

R157 4.7K/6/X

12

R158 4.7K/6/X

12

R159 0/6

12

R160 0/6

12

R161 0/6

12

5V_SB

Address : E0

I2

I1

I3

K2 K3

K1

K8

K9

K7

H2

H1

I4

K4

K10

K5

K11

5

Model Name: GC-HP1NSY
Version:0.2

4

3

2

1

D D

PC87435 GPIO ASSIGN LIST

GPIO DESCRIPTION

IOPA0
IOPA1
IOPA2
IOPA3
IOPA4
IOPA5
IOPA6
IOPA7
IOPB0
IOPB1

C C

B B

A A

IOPB2
IOPB3
IOPB4
IOPB5
IOPB6
IOPB7
IOPC0
IOPC1
IOPC2
IOPC3
IOPC4
IOPC5
IOPC6
IOPC7
IOPD0
IOPD1
IOPD2
IOPD3
IOPD4
IOPD5
IOPD6
IOPD7
IOPE0
IOPE1
IOPE2
IOPE3
IOPE4
IOPE5

IOPE7

I/O

I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O

O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O

I

I

I

I

I

I

IIOPE6

I

TYPE

INts/O3/6
INts/O3/6
INts/O3/6
INts/O3/6
INts/O3/6
INts/O3/6
INts/O3/6
INts/O3/6
INts/O2/4
INts/O2/4
INts/O2/4
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
O3/6
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O2/4
INts/O3/6
INts/O3/6
INts/O2/12
INts/O2/12
INts/O2/12
INts/O2/12
INts/O2/12
INts/O2/12
INts
INts
INts
INts
INts
INts
INts
INts

RTCRST­RST_PWRON_PS­CHIPSET_PWRGD
BMC_SYSIRQ
For RST_REQ­NA
BMC_WPT- for FDD write protect.
VIDEO_BLANK- for control video signal.
For UART_RXD Signal
For UART_TXD Signal
TIMER_HALT- for Stop FRB3 timer.
For SMBus CLK0
For SMBus DATA0
PRESENSE2 for detect IPMI board.
Pull Up Only
For System Power Good Signal
COM2_EN­For SMBus CLK1
For SMBus DATA1
BMC_BEEP
EXWINT22: For IPMB_ALERT- Signal
Pull Up Only
EXWINT23: For PCIPME- Signal
Test Point 1: NA
For SINTA Signal
For SINTB Signal
EXWINT24: For I2CINT Signal.
KCSSCI­For System Reset Button Input: Active Low
For Buzzer Stop Button: Active High
For BMC SLEEP Button: Active Low
For BMC_SCR_KB­For CPU1 Internal Error Detect: Active Low
For CPU2 Internal Error Detect: Active Low
For CPU1 Thermal Trip Signal Detect: Active Low
For CPU2 Thermal Trip Signal Detect: Active Low
SWIN: For System Power Button Input: Active High
EXWINT40: For BMC SMI IN Signal
EXWINT45: For LAN1 SMBUS Alert Signal
EXWINT46: For LAN2 SMBUS Alert Signal

TYPE

Symbol

INac
INad
INcs
INdi
INosc
INpci

INt
INts
INulr
Op/n

ODn Output, open-drain output buffer that is capable of sinking n mA

Oosc
Opci
PWR
GND

GENERAL-PURPOSE I/O (GPIO) PORTS

The PC87435 includes four types of General-Purpose I/O (GPIO) ports: Px, Py, Pz and Pw.



Px signals: Each signal is bidirectional and can be configured as input or output. An internal weak pull-up is provided to hold the pin high when used as an input or in an open-drain scheme.



Py signals: Each signal is input only. An internal weak pull-up is provided to hold the pin high.



Pz signals: Each signal is output only. It may be configured to work as totem-pole or in an open-drain scheme.



Pw signals: Each signal is bidirectional and can be configured for input or output. The Pw pins may be shared with development system functions. These ports can be implemented off-chip in

DEV environment using external logic.

GPIO Port Functionality

Ports IOPA(7-0), IOPB(7-0), IOPC(7-0), I OPD(7-0) and IOPF(7-0)

These ports are on-chip, General-Purpose Input/Output (GPIO) ports ( type Px).

IOPC0 is reserved for power supply control use. Bit 0 of PCALT, PCDIR, PCWPU and PCDOUT are reset on VCC Power-Up reset and WATCHDOG reset only.
PB6 is selected to its alternate function, by default (i.e., bit 6 is set to 1).
Ports IOPA4-0, IOPB2-0, IOPC0 and IOPD3 have the option to echo the value of the associated input.
Bit 5 of PBALT register, bit 0 of PCALT register and bits 4-7 of PDALT register are read only (RO) and return a value of zero.

IOPE(7-0) and IOPN(7-0)

These are General-Purpose Input (GPI) ports (type Py). IOPE(3-0) and IOPE5 do not implement the pull-up function, and the respective bits in PEWPU are reserved. IOPP has no alte rnate
function; thus it has no PyALT register.

IOPP(15-0)

This is a 16-bit General-Purpose Output (GPO) port (type Pz). Since IOPP has no alternate functions, its alternate function register is not implemented. The reset value of IOPP register is
FFFF16. IOPP has open-drain output drivers.

Ports IOPH(7-0), IOPI(7-0), IO PJ(7-0), IOPK(7-0) IOPL(4-0) and IOPM(7-0)

These ports are on-chip, General-Purpose Input/Output (GPIO) ports ( type Pw).

When the analog function is enable, the Read function, for GPIO signals that are multiplexed with analog functions, is disabled; this affects signals IOPN(7-0 ) and IOPE(3-0).
When the BIU function is enabled, the Read function, for GPIO signals that are multiplexed with BIU signals, is disabled; this affects signals PH(7-0), PI(7-0), PJ(1-0), PK(7-0), PL(7-0) and
PM(7-0).

Input, analog to ACM
Input, analog to ADC
Input, CMOS compible, with Schmitt Trigger
Input, analog from remote diode
Input, from crystal oscillator (not characterized)
Input, PCI 3.3V
Input, SMBus compatibleINsm
Input, TTL compatible
Input, TTL compatible, with Schmitt Trigger
Input, power, resistor protected (not characterized)
Output, push-pull output buffer that is capable of sourcing p mA and

sinking n mA

Output, analog to remote diodeOdi
Output, to crystal oscillator (not characterized)
Output, PCI 3.3V
Power pin
Ground pin

Description

GIGABYTE TECHNOLOGY CORPORATION

Title

Size Document Number Rev

Date: Sheet

5

4

3

2

Friday, July 30, 2004

GPIO ASSIGN LIST 1

GC-HP1NSY

1

911

1.1

of

5

4

3

2

1

PC87435 GPIO ASSIGN LIST

D D

I/O

GPIO

IOPF0
IOPF1
IOPF2
IOPF3
IOPF4
IOPF5
IOPF6
IOPF7
IOPH0
IOPH1
IOPH2
IOPH3

C C

IOPH5
IOPH6
IOPH7
IOPI0
IOPI1
IOPI2
IOPI3
IOPI4
IOPI5
IOPI6
IOPI7
IOPJ0
IOPJ1

B B

IOPJ2
IOPJ3
IOPJ4
IOPJ5
IOPJ6
IOPJ7
IOPK0
IOPK1
IOPK2
IOPK3
IOPK4
IOPK5
IOPK6
IOPK7

A A

TYPE

I/O

INts/O2/12

I/O

INts/O2/12

I/O

INts/O2/12

I/O

INts/O2/12
INts/O2/12

I/O
I/O

INts/O2/12

I/O

INts/O2/12

I/O

INts/O2/12

I/O

INts/O1/2
INts/O1/2

I/O
I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O2/12

I/O

INts/O2/12

I/O

INts/O2/12

I/O

INts/O2/12

I/O INts/O1/2

INts/O1/2

I/O
I/O

INts/O1/2
INts/O1/2I/O
INts/O1/2

I/O
I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

I/O

INts/O1/2

DESCRIPTION

CPU1_SKTOCC­CPU2_SKTOCC­USB1_FUSE
USB2_FUSE
KBMS_FUSE
VGA_FUSE
SCSI1_FUSE
SCSI2_FUSE
Address Bus, Bit 0
Address Bus, Bit 1
Address Bus, Bit 2
Address Bus, Bit 3
Address Bus, Bit 4IOPH4
Address Bus, Bit 5
Address Bus, Bit 6
Address Bus, Bit 7
Data Bus, Bit 0
Data Bus, Bit 1
Data Bus, Bit 2
Data Bus, Bit 3
Data Bus, Bit 4
Data Bus, Bit 5
Data Bus, Bit 6
Data Bus, Bit 7
OE­WE0­BMCRST- from MainBoard
UART_RTS for ICMB function.
For BMC_SWI­For LAN_ALTRST­For PX_RASERR­For SLP_S5­Address Bus, Bit 8
Address Bus, Bit 9
Address Bus, Bit 10
Address Bus, Bit 11
Address Bus, Bit 12
Address Bus, Bit 13
Address Bus, Bit 14
Address Bus, Bit 15

PC87435 GPIO ASSIGN LIST

I/OGPIO

IOPL0
IOPL1
IOPL2 I/O
IOPL3
IOPL4
IOPM0
IOPM1
IOPM2
IOPM3
IOPM4
IOPM5
IOPM6
IOPM7
IOPN0
IOPN1
IOPN2
IOPN3
IOPN4
IOPN5
IOPN6
IOPN7
IOPP0
IOPP1
IOPP2
IOPP3
IOPP4
IOPP5
IOPP6
IOPP7
IOPP8
IOPP9
IOPP10
IOPP11
IOPP12
IOPP13
IOPP14
IOPP15

I/O
I/O

I/O Address Bus, Bit 19
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O

I
I
I
I
I
I
I
I
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O

TYPE

INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INts/O1/2
INcs/INac
INcs/INac
INcs/INac
INcs/INac
INcs/INac
INcs/INac
INcs/INac
INcs/INac
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6
OD6

Address Bus, Bit 16
Address Bus, Bit 17
Address Bus, Bit 18

WE1­Data Bus Bit 8
Data Bus Bit 9
Data Bus Bit 10
Data Bus Bit 11
Data Bus Bit 12
Data Bus Bit 13
Data Bus Bit 14
Data Bus Bit 15
For FANIO0
For FANIO1
For FANIO2
For FANIO3
For FANIO4
For FANIO5
For FANIO6
For FANIO7
For EMP_PORT Enable
For System Reset From BMC: Active Low
For System Power on From BMC: Active Low
For CPUBSP Tri: Active Low
For CPUAP Tri: Active Low
For Identify Button: Active Low
For All Error LED: Active Low
For Power Supply Error LED: Active Low
For Hard Disk Error LED: Active Low
For Fan Error LED: Active Low
For System Power LED: Active Low
For LPCPD- LPC Power Down: Active Low
For BMC_NMI Signal
For BMC_FAN_CTL Signal
For ERR_LED
For BMC_ID_LED

DESCRIPTION

GIGABYTE TECHNOLOGY CORPORATION

Title

Size Document Number Rev

Date: Sheet

5

4

3

2

Friday, July 30, 2004

GPIO ASSIGN LIST 2

GC-HP1NSY

1

10 11

of

1.1

5

Model Name: GC-HP1NSY

4

3

2

1

Circuit or PCB layout change for next version

D D

Date

Page

Change Item
Version:0.2

Circuit or PCB layout change for next version

Date

Page

Change Item

32004/2/2 1.Add resistor R172~R176 1K ohm,But mount R175 and R176

2.Change R1 to 1K ohm from 10K ohm.

2004/2/2 4 1.Mount the R170 resistor.

52004/2/2 1.Change PCF8584 reset circuit.Mount the R172
72004/2/2 1.Remove R136 resistor
8 1.Add resistor R165~R168 0 ohm,But mount R167 and R1682004/2/2

Version:1.0

2004/3/29 6 1.Remove RS232(COM port) circuit.

Version:1.01

2004/6/9 1.Change screw hold to 4.5mm

C C

B B

A A

GIGABYTE TECHNOLOGY CORPORATION

Title

Size Document Number Rev

5

4

3

2

Date: Sheet

BOM & PCB MODIFY HISTORY

Friday, July 30, 2004

GC-HP1NSY

1

11 11

1.1

of