Gigabyte GA-MA74GMT-S2 Schematic rev.1.3
5
Gigabyte Confidential
Do not Copy
GA-MA74GMT-S2
4
Revision : 1.3
26
3
TITLEPAGE
AUDIO JACK
2
1
PAGE
D D
01 COVER SHEET
02
03
04
05
06
07
08
C C
09
10
11
12
13
14
15
TITLE
BOM & PCB MODIFY HISTORY
BLOCK DIAGRAM
CPU HYPER TRANSPORT
CPU DDRIII MEMORY
CPU CONTROL
CPU POWER & GND
DDRIII CHANNEL A
DDRIII CHANNEL B
RS740 HT-LINK I/F
RS740 PCIE I/F
RS740 SYSTEM I/F
RS740 STRAP
RS740 POWER & GND
RTM880T-792
27
28
29
30
31
32
33
IT8718 LPC IO ,Dual-BIOS
FAN/HWMO ,KB/USB
ATX, FRONT PANEL
VCORE (PWMISL6324A+6612A)
POWER SEQUENCE ,EUP
NB/SB POWER, VCC12HT, VDDA25 ,VCC12_Dual
DDR POWER, VCC18
B B
16
17
18
19
20
21
22
23
ATI SB710 PCIE/PCI/CPU/LPC
ATI SB710 ACPI/USB/GPIO/AUDIO
ATI SB710 SATA/SPI/IDE/HWM
ATI SB710 POWER & GND
PCI EXPRESS x16 ,x1
PCI SLOT 1, 2
REALTK RTL8111D/8103E
IDE ,FDD ,HDMI ,DVI Connector
A A
24
25
RGB, COM, F_USB
ALC888B
5
4
3
Title
Title
Title
COVER SHEET
COVER SHEET
COVER SHEET
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
2
Date: Sheet of
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
1
1 33Thursday, April 15, 2010
1 33Thursday, April 15, 2010
1 33Thursday, April 15, 2010
of
of
5
Gigabyte Confidential
Do not Copy
4
3
2
1
Model Name:GA-MA74GMT-S2
Component value change history
D D
Change ItemDate
2009.10.23
2009.10.23
2009.11.13 1.0A BOM Release Modify 5VDual protect schematic
2010.04.16 1.3A BOM Release Modify Fuse F1,F2 to 3.5A fo r F_USB port 3
C C
0.1 New BOM Release.
0.1 New BOM Release.
Modify from 9MMA74G2H-00-40F
Remove HDMI function
Reason
Version:1.3
P-Code: U98102-0
Circuit or PCB layout change for next version
2009.10.22
2009.11.12
2010.04.15
0.1 Gerber out Modify from GA-MA74GM-S2H 4.01 (share MA74GMT-S2H PCB)
Rev1.0 Gerber-out
Rev1.3 Gerber-out
Modify 5VDual protect schematic
Modify silk-screen for F_USB port 3
ReasonDate Change Item
B B
A A
5
4
3
Title
Title
Title
BOM & PCB HISTORY
BOM & PCB HISTORY
BOM & PCB HISTORY
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet
2
Date: Sheet
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
2 33Thursday, April 15, 2010
of
2 33Thursday, April 15, 2010
of
2 33Thursday, April 15, 2010
1
5
Gigabyte Confidential
Do not Copy
4
3
2
1
RS740 CUSTOMER DESKTOP REFERENCE DESIGN
AMD
D D
C C
USB-5
B B
USB-6
USB-4
28
24 24 24 24
28
USB-7
USB-3
22
USB-8
Clock
Generator
RTM880T-792
DVI
HDMI
VGA
CON
PCIE SLOT
16X
GIGABIT
RTL8111D
USB-2
USB-9
15
23
23
24
20
1X PCIE INTERFACE
PCIE SLOT
1X
22
USB-1
22
PCI BUS
TMDS/HDMI
RGB
16X
28
28
20
USB-0
USB-11USB-10
HyperTransport
USB 2.0
28
28
AM3
AM3 SOCKET
LINK
HyperTransport LINK0 CPU I/F
1 16X PCIE VIDEO I/F
4 1X PCIE I/F
1 4X PCIE I/F WITH SB
DX9 IGP
OUT
IN
ATI NB
RS740G
10,11,12,13,14
4X
PCIE
ATI SB
SB710
USB2.0
SATA II
AZALIA
ATA 66/100/133
ACPI
LPC I/F
INT RTC
HW MONITOR
16,17,18,19
4,5,6,7
16x16
DDRIII 1066,1333
128bit
DDRIII 1066,1333
I2C I/F
SATA II I/F
ATA 66/100/133 I/F
BOOTSTRAPS
ROM(NB)
HD AUDIO I/F
ALC888B
HD AUDIO CODEC
SATA#0
IDE
UNBUFFERED
DDRIII DIMM1
UNBUFFERED
DDRIII DIMM2
DDRIII FIRST LOGICAL DIMM
25,26
SATA#1
18
23
18
8
9
DESKTOP AM3
POWER
DDR3 MEMORY
POWER
SATA#2
18
30
SATA#3
18
RS740 CORE & PCIE
POWER
SB710 CORE & PCIE
POWER
32
3233
HW
MONITOR
3
SPI
Dual-BIOS
27
28
18
Title
Title
Title
BLOCK DIAGRAM
BLOCK DIAGRAM
BLOCK DIAGRAM
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet
2
Date: Sheet
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
3 33Thursday, April 15, 2010
of
3 33Thursday, April 15, 2010
of
3 33Thursday, April 15, 2010
1
PCI SLOT
#1
A A
5
PCI SLOT
21
#2
21
ITE LPC SIO
IT8718
FLOPPY
23
4
LPC BUS
KBD
28
VCC_SB
Gigabyte Confidential
Do not Copy
L0_CADIN_L[0..15]
L0_CADIN_H[0..15]
L0_CADOUT_L[0..15]
L0_CADOUT_H[0..15]
GND
49.9/4/1R4 49.9/4/1R4
49.9/4/1R6 49.9/4/1R6
L0_CADIN_L[0..15] 10
L0_CADIN_H[0..15] 10
L0_CADOUT_L[0..15] 10
L0_CADOUT_H[0..15] 10
L0_CTLIN_H1
L0_CTLIN_L1
L0_CLKIN_H110
L0_CLKIN_L110
L0_CLKIN_H010
L0_CLKIN_L010
L0_CTLIN_L110
L0_CTLIN_H010
L0_CTLIN_L010
M2CPUA
M2CPUA
L0_CLKIN_H1
L0_CLKIN_L1
L0_CLKIN_H0
L0_CLKIN_L0
L0_CTLIN_H1
L0_CTLIN_L1
L0_CTLIN_H0
L0_CTLIN_L0
L0_CADIN_H15
L0_CADIN_L15
L0_CADIN_H14
L0_CADIN_L14
L0_CADIN_H13
L0_CADIN_L13
L0_CADIN_H12
L0_CADIN_L12
L0_CADIN_H11
L0_CADIN_L11
L0_CADIN_H10
L0_CADIN_L10
L0_CADIN_H9
L0_CADIN_L9
L0_CADIN_H8
L0_CADIN_L8
L0_CADIN_H7
L0_CADIN_L7
L0_CADIN_H6
L0_CADIN_L6
L0_CADIN_H5
L0_CADIN_L5
L0_CADIN_H4
L0_CADIN_L4
L0_CADIN_H3
L0_CADIN_L3
L0_CADIN_H2
L0_CADIN_L2
L0_CADIN_H1
L0_CADIN_L1
L0_CADIN_H0
L0_CADIN_L0
N6
L0_CLKIN_H(1)
P6
L0_CLKIN_L(1)
N3
L0_CLKIN_H(0)
N2
L0_CLKIN_L(0)
V4
L0_CTLIN_H(1)
V5
L0_CTLIN_L(1)
U1
L0_CTLIN_H(0)
V1
L0_CTLIN_L(0)
U6
L0_CADIN_H(15)
V6
L0_CADIN_L(15)
T4
L0_CADIN_H(14)
T5
L0_CADIN_L(14)
R6
L0_CADIN_H(13)
T6
L0_CADIN_L(13)
P4
L0_CADIN_H(12)
P5
L0_CADIN_L(12)
M4
L0_CADIN_H(11)
M5
L0_CADIN_L(11)
L6
L0_CADIN_H(10)
M6
L0_CADIN_L(10)
K4
L0_CADIN_H(9)
K5
L0_CADIN_L(9)
J6
L0_CADIN_H(8)
K6
L0_CADIN_L(8)
U3
L0_CADIN_H(7)
U2
L0_CADIN_L(7)
R1
L0_CADIN_H(6)
T1
L0_CADIN_L(6)
R3
L0_CADIN_H(5)
R2
L0_CADIN_L(5)
N1
L0_CADIN_H(4)
P1
L0_CADIN_L(4)
L1
L0_CADIN_H(3)
M1
L0_CADIN_L(3)
L3
L0_CADIN_H(2)
L2
L0_CADIN_L(2)
J1
L0_CADIN_H(1)
K1
L0_CADIN_L(1)
J3
L0_CADIN_H(0)
J2
L0_CADIN_L(0)
CPU-SK/941AM3/S/GF/[10SC1-A01941-01R]
CPU-SK/941AM3/S/GF/[10SC1-A01941-01R]
HYPERTRANSPORT
HYPERTRANSPORT
L0_CLKOUT_H(1)
L0_CLKOUT_L(1)
L0_CLKOUT_H(0)
L0_CLKOUT_L(0)
L0_CTLOUT_H(1)
L0_CTLOUT_L(1)
L0_CTLOUT_H(0)
L0_CTLOUT_L(0)
L0_CADOUT_H(15)
L0_CADOUT_L(15)
L0_CADOUT_H(14)
L0_CADOUT_L(14)
L0_CADOUT_H(13)
L0_CADOUT_L(13)
L0_CADOUT_H(12)
L0_CADOUT_L(12)
L0_CADOUT_H(11)
L0_CADOUT_L(11)
L0_CADOUT_H(10)
L0_CADOUT_L(10)
L0_CADOUT_H(9)
L0_CADOUT_L(9)
L0_CADOUT_H(8)
L0_CADOUT_L(8)
L0_CADOUT_H(7)
L0_CADOUT_L(7)
L0_CADOUT_H(6)
L0_CADOUT_L(6)
L0_CADOUT_H(5)
L0_CADOUT_L(5)
L0_CADOUT_H(4)
L0_CADOUT_L(4)
L0_CADOUT_H(3)
L0_CADOUT_L(3)
L0_CADOUT_H(2)
L0_CADOUT_L(2)
L0_CADOUT_H(1)
L0_CADOUT_L(1)
L0_CADOUT_H(0)
L0_CADOUT_L(0)
AD5
AD4
AD1
AC1
Y6
W6
W2
W3
Y5
Y4
AB6
AA6
AB5
AB4
AD6
AC6
AF6
AE6
AF5
AF4
AH6
AG6
AH5
AH4
Y1
W1
AA2
AA3
AB1
AA1
AC2
AC3
AE2
AE3
AF1
AE1
AG2
AG3
AH1
AG1
L0_CLKOUT_H1
L0_CLKOUT_L1
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CTLOUT_H1
L0_CTLOUT_L1
L0_CTLOUT_H0
L0_CTLOUT_L0
L0_CADOUT_H15
L0_CADOUT_L15
L0_CADOUT_H14
L0_CADOUT_L14
L0_CADOUT_H13
L0_CADOUT_L13
L0_CADOUT_H12
L0_CADOUT_L12
L0_CADOUT_H11
L0_CADOUT_L11
L0_CADOUT_H10
L0_CADOUT_L10
L0_CADOUT_H9
L0_CADOUT_L9
L0_CADOUT_H8
L0_CADOUT_L8
L0_CADOUT_H7
L0_CADOUT_L7
L0_CADOUT_H6
L0_CADOUT_L6
L0_CADOUT_H5
L0_CADOUT_L5
L0_CADOUT_H4
L0_CADOUT_L4
L0_CADOUT_H3
L0_CADOUT_L3
L0_CADOUT_H2
L0_CADOUT_L2
L0_CADOUT_H1
L0_CADOUT_L1
L0_CADOUT_H0
L0_CADOUT_L0
L0_CLKOUT_H1 10
L0_CLKOUT_L1 10
L0_CLKOUT_H0 10
L0_CLKOUT_L0 10
L0_CTLOUT_H1 10L0_CTLIN_H110
L0_CTLOUT_L1 10
L0_CTLOUT_H0 10
L0_CTLOUT_L0 10
CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR15V
CPU_VDDR = CPU_VDDR12
VLDT_A = VCC12_HT
VLDT_B = HT12B
M2CPU
M2CPU
AM2RM/PP/BU/PB/[12KRC-04K812-11R]
AM2RM/PP/BU/PB/[12KRC-04K812-11R]
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
CPU HYPER TRANSPORT
CPU HYPER TRANSPORT
CPU HYPER TRANSPORT
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
4 33Thursday, April 15, 2010
4 33Thursday, April 15, 2010
4 33Thursday, April 15, 2010
-DQSA[0..8]
Gigabyte Confidential
Do not Copy
DQSA[0..8]
MA_CK[0..8]
DMA[0:8]
MAAA[0..15]8
-DQSA[0..8] 8
DQSA[0..8] 8
MA_CK[0..8] 8
DMA[0..8] 8
A11P
A11N
A00P
A00N
M2CPUB
M2CPUB
MEMORY INTERFACE A
AG21
AG20
G19
H19
DCLKA3
-DCLKA3
MODT_A2
-SCASA
-SWEA
-SRASA
SBAA2
SBAA1
SBAA0
CKEA1
CKEA0
DQSA7
-DQSA7
DQSA6
-DQSA6
DQSA5
-DQSA5
DQSA4
-DQSA4
DQSA3
-DQSA3
DQSA2
-DQSA2
DQSA1
-DQSA1
DQSA0
-DQSA0
DMA7
DMA6
DMA5
DMA4
DMA3
DMA2
DMA1
DMA0
AC25
AA24
AC28
AE20
AE19
W27
AD27
AA25
AC27
AB25
AB27
AA26
AA27
AC26
W24
AD15
AE15
AG18
AG19
AG24
AG25
AG27
AG28
AF15
AF19
AJ25
AH29
U27
U26
G20
G21
V27
N25
Y27
M25
M27
N24
N26
P25
Y25
N27
R24
P27
R25
R26
R27
U25
D29
C29
C25
D25
E19
G15
B29
E24
E18
H15
L27
T25
T27
F19
F15
DCLKA38
-DCLKA38
-CSA38
-CSA28
MODT_A28
-SCASA8
-SWEA8
-SRASA8
SBAA28 SBAB19
SBAA18
SBAA08
CKEA08
MAAA15
MAAA14
MAAA13
MAAA12
MAAA11
MAAA10
MAAA9
MAAA8
MAAA7
MAAA6
MAAA5
MAAA4
MAAA3
MAAA2
MAAA1
MAAA0
MEMORY INTERFACE A
MA0_CLK_H(2)
MA0_CLK_L(2)
MA0_CLK_H(1)
MA0_CLK_L(1)
MA0_CLK_H(0)
MA0_CLK_L(0)
MA0_CS_L(1)
MA0_CS_L(0)
MA0_ODT(0)
MA1_CLK_H(2)
MA1_CLK_L(2)
MA1_CLK_H(1)
MA1_CLK_L(1)
MA1_CLK_H(0)
MA1_CLK_L(0)
MA1_CS_L(1)
MA1_CS_L(0)
MA1_ODT(0)
MA_CAS_L
MA_WE_L
MA_RAS_L
MA_BANK(2)
MA_BANK(1)
MA_BANK(0)
MA_CKE(1)
MA_CKE(0)
MA_ADD(15)
MA_ADD(14)
MA_ADD(13)
MA_ADD(12)
MA_ADD(11)
MA_ADD(10)
MA_ADD(9)
MA_ADD(8)
MA_ADD(7)
MA_ADD(6)
MA_ADD(5)
MA_ADD(4)
MA_ADD(3)
MA_ADD(2)
MA_ADD(1)
MA_ADD(0)
MA_DQS_H(7)
MA_DQS_L(7)
MA_DQS_H(6)
MA_DQS_L(6)
MA_DQS_H(5)
MA_DQS_L(5)
MA_DQS_H(4)
MA_DQS_L(4)
MA_DQS_H(3)
MA_DQS_L(3)
MA_DQS_H(2)
MA_DQS_L(2)
MA_DQS_H(1)
MA_DQS_L(1)
MA_DQS_H(0)
MA_DQS_L(0)
MA_DM(7)
MA_DM(6)
MA_DM(5)
MA_DM(4)
MA_DM(3)
MA_DM(2)
MA_DM(1)
MA_DM(0)
MA_DATA(63)
MA_DATA(62)
MA_DATA(61)
MA_DATA(60)
MA_DATA(59)
MA_DATA(58)
MA_DATA(57)
MA_DATA(56)
MA_DATA(55)
MA_DATA(54)
MA_DATA(53)
MA_DATA(52)
MA_DATA(51)
MA_DATA(50)
MA_DATA(49)
MA_DATA(48)
MA_DATA(47)
MA_DATA(46)
MA_DATA(45)
MA_DATA(44)
MA_DATA(43)
MA_DATA(42)
MA_DATA(41)
MA_DATA(40)
MA_DATA(39)
MA_DATA(38)
MA_DATA(37)
MA_DATA(36)
MA_DATA(35)
MA_DATA(34)
MA_DATA(33)
MA_DATA(32)
MA_DATA(31)
MA_DATA(30)
MA_DATA(29)
MA_DATA(28)
MA_DATA(27)
MA_DATA(26)
MA_DATA(25)
MA_DATA(24)
MA_DATA(23)
MA_DATA(22)
MA_DATA(21)
MA_DATA(20)
MA_DATA(19)
MA_DATA(18)
MA_DATA(17)
MA_DATA(16)
MA_DATA(15)
MA_DATA(14)
MA_DATA(13)
MA_DATA(12)
MA_DATA(11)
MA_DATA(10)
MA_DATA(9)
MA_DATA(8)
MA_DATA(7)
MA_DATA(6)
MA_DATA(5)
MA_DATA(4)
MA_DATA(3)
MA_DATA(2)
MA_DATA(1)
MA_DATA(0)
MA_DQS_H(8)
MA_DQS_L(8)
MA_DM(8)
MA_CHECK(7)
MA_CHECK(6)
MA_CHECK(5)
MA_CHECK(4)
MA_CHECK(3)
MA_CHECK(2)
MA_CHECK(1)
MA_CHECK(0)
CPU-SK/941AM3/S/GF/[10SC1-A01941-01R]
CPU-SK/941AM3/S/GF/[10SC1-A01941-01R]
AE14
AG14
AG16
AD17
AD13
AE13
AG15
AE16
AG17
AE18
AD21
AG22
AE17
AF17
AF21
AE21
AF23
AE23
AJ26
AG26
AE22
AG23
AH25
AF25
AJ28
AJ29
AF29
AE26
AJ27
AH27
AG29
AF27
E29
E28
D27
C27
G26
F27
C28
E27
F25
E25
E23
D23
E26
C26
G23
F23
E22
E21
F17
G17
G22
F21
G18
E17
G16
E15
G13
H13
H17
E16
E14
G14
J28
J27
J25
K25
J26
G28
G27
L24
K27
H29
H27
MDA63
MDA62
MDA61
MDA60
MDA59
MDA58
MDA57
MDA56
MDA55
MDA54
MDA53
MDA52
MDA51
MDA50
MDA49
MDA48
MDA47
MDA46
MDA45
MDA44
MDA43
MDA42
MDA41
MDA40
MDA39
MDA38
MDA37
MDA36
MDA35
MDA34
MDA33
MDA32
MDA31
MDA30
MDA29
MDA28
MDA27
MDA26
MDA25
MDA24
MDA23
MDA22
MDA21
MDA20
MDA19
MDA18
MDA17
MDA16
MDA15
MDA14
MDA13
MDA12
MDA11
MDA10
MDA9
MDA8
MDA7
MDA6
MDA5
MDA4
MDA3
MDA2
MDA1
MDA0
DQSA8
-DQSA8
DMA8
MA_CK7
MA_CK6
MA_CK5
MA_CK4
MA_CK3
MA_CK2
MA_CK1
MA_CK0
MDA[0..63] 8
MAAB[0..15]9
-DQSB[0..8]
DQSB[0..8]
MB_CK[0..8]
DMB[0..8]
B11P
B11N
B00P
B00N
-DQSB[0..8] 9
DQSB[0..8] 9
DCLKB39
-DCLKB39
MODT_B29
-SCASB9
-SWEB9
-SRASB9
SBAB29
SBAB09
CKEB19
CKEB09CKEA18
MB_CK[0..8] 9
DMB[0..8] 9
M2CPUC
M2CPUC
MEMORY INTERFACE B
AJ19
AK19
A18
A19
DCLKB3
U31
-DCLKB3
U30
AE30
AC31
AD29
AL19
AL18
C19
D19
W29
W28
MODT_B2
-SCASB
-SWEB
-SRASB
SBAB2
SBAB1
SBAB0
CKEB1
CKEB0
DQSB7
-DQSB7
DQSB6
-DQSB6
DQSB5
-DQSB5
DQSB4
-DQSB4
DQSB3
-DQSB3
DQSB2
-DQSB2
DQSB1
-DQSB1
DQSB0
-DQSB0
DMB7
DMB6
DMB5
DMB4
DMB3
DMB2
DMB1
DMB0
AE29
AB31
AD31
AC29
AC30
AB29
AA31
AA28
M31
M29
N28
N29
AE31
N30
AA29
R29
R28
R31
R30
U29
U28
AA30
AK13
AJ13
AK17
AJ17
AK23
AL23
AL28
AL29
D31
C31
C24
C23
D17
C17
C14
C13
AJ14
AH17
AJ23
AK29
C30
N31
P29
P31
T31
T29
A23
B17
B13
-CSB39
-CSB29
MAAB15
MAAB14
MAAB13
MAAB12
MAAB11
MAAB10
MAAB9
MAAB8
MAAB7
MAAB6
MAAB5
MAAB4
MAAB3
MAAB2
MAAB1
MAAB0
MEMORY INTERFACE B
MB0_CLK_H(2)
MB0_CLK_L(2)
MB0_CLK_H(1)
MB0_CLK_L(1)
MB0_CLK_H(0)
MB0_CLK_L(0)
MB0_CS_L(1)
MB0_CS_L(0)
MB0_ODT(0)
MB1_CLK_H(2)
MB1_CLK_L(2)
MB1_CLK_H(1)
MB1_CLK_L(1)
MB1_CLK_H(0)
MB1_CLK_L(0)
MB1_CS_L(1)
MB1_CS_L(0)
MB1_ODT(0)
MB_CAS_L
MB_WE_L
MB_RAS_L
MB_BANK(2)
MB_BANK(1)
MB_BANK(0)
MB_CKE(1)
MB_CKE(0)
MB_ADD(15)
MB_ADD(14)
MB_ADD(13)
MB_ADD(12)
MB_ADD(11)
MB_ADD(10)
MB_ADD(9)
MB_ADD(8)
MB_ADD(7)
MB_ADD(6)
MB_ADD(5)
MB_ADD(4)
MB_ADD(3)
MB_ADD(2)
MB_ADD(1)
MB_ADD(0)
MB_DQS_H(7)
MB_DQS_L(7)
MB_DQS_H(6)
MB_DQS_L(6)
MB_DQS_H(5)
MB_DQS_L(5)
MB_DQS_H(4)
MB_DQS_L(4)
MB_DQS_H(3)
MB_DQS_L(3)
MB_DQS_H(2)
MB_DQS_L(2)
MB_DQS_H(1)
MB_DQS_L(1)
MB_DQS_H(0)
MB_DQS_L(0)
MB_DM(7)
MB_DM(6)
MB_DM(5)
MB_DM(4)
MB_DM(3)
MB_DM(2)
MB_DM(1)
MB_DM(0)
MB_DATA(63)
MB_DATA(62)
MB_DATA(61)
MB_DATA(60)
MB_DATA(59)
MB_DATA(58)
MB_DATA(57)
MB_DATA(56)
MB_DATA(55)
MB_DATA(54)
MB_DATA(53)
MB_DATA(52)
MB_DATA(51)
MB_DATA(50)
MB_DATA(49)
MB_DATA(48)
MB_DATA(47)
MB_DATA(46)
MB_DATA(45)
MB_DATA(44)
MB_DATA(43)
MB_DATA(42)
MB_DATA(41)
MB_DATA(40)
MB_DATA(39)
MB_DATA(38)
MB_DATA(37)
MB_DATA(36)
MB_DATA(35)
MB_DATA(34)
MB_DATA(33)
MB_DATA(32)
MB_DATA(31)
MB_DATA(30)
MB_DATA(29)
MB_DATA(28)
MB_DATA(27)
MB_DATA(26)
MB_DATA(25)
MB_DATA(24)
MB_DATA(23)
MB_DATA(22)
MB_DATA(21)
MB_DATA(20)
MB_DATA(19)
MB_DATA(18)
MB_DATA(17)
MB_DATA(16)
MB_DATA(15)
MB_DATA(14)
MB_DATA(13)
MB_DATA(12)
MB_DATA(11)
MB_DATA(10)
MB_DATA(9)
MB_DATA(8)
MB_DATA(7)
MB_DATA(6)
MB_DATA(5)
MB_DATA(4)
MB_DATA(3)
MB_DATA(2)
MB_DATA(1)
MB_DATA(0)
MB_DQS_H(8)
MB_DQS_L(8)
MB_DM(8)
MB_CHECK(7)
MB_CHECK(6)
MB_CHECK(5)
MB_CHECK(4)
MB_CHECK(3)
MB_CHECK(2)
MB_CHECK(1)
MB_CHECK(0)
CPU-SK/941AM3/S/GF/[10SC1-A01941-01R]
CPU-SK/941AM3/S/GF/[10SC1-A01941-01R]
AH13
AL13
AL15
AJ15
AF13
AG13
AL14
AK15
AL16
AL17
AK21
AL21
AH15
AJ16
AH19
AL20
AJ22
AL22
AL24
AK25
AJ21
AH21
AH23
AJ24
AL27
AK27
AH31
AG30
AL25
AL26
AJ30
AJ31
E31
E30
B27
A27
F29
F31
A29
A28
A25
A24
C22
D21
A26
B25
B23
A22
B21
A20
C16
D15
C21
A21
A17
A16
B15
A14
E13
F13
C15
A15
A13
D13
J31
J30
J29
K29
K31
G30
G29
L29
L28
H31
G31
MDB63
MDB62
MDB61
MDB60
MDB59
MDB58
MDB57
MDB56
MDB55
MDB54
MDB53
MDB52
MDB51
MDB50
MDB49
MDB48
MDB47
MDB46
MDB45
MDB44
MDB43
MDB42
MDB41
MDB40
MDB39
MDB38
MDB37
MDB36
MDB35
MDB34
MDB33
MDB32
MDB31
MDB30
MDB29
MDB28
MDB27
MDB26
MDB25
MDB24
MDB23
MDB22
MDB21
MDB20
MDB19
MDB18
MDB17
MDB16
MDB15
MDB14
MDB13
MDB12
MDB11
MDB10
MDB9
MDB8
MDB7
MDB6
MDB5
MDB4
MDB3
MDB2
MDB1
MDB0
DQSB8
-DQSB8
DMB8
MB_CK7
MB_CK6
MB_CK5
MB_CK4
MB_CK3
MB_CK2
MB_CK1
MB_CK0
MDB[0..63] 9
MEM CHA
CPU
TO DIMMA0 & DIMMA1
A0 A1
TO DIMMB0 & DIMMB1
CPU
MEM CHB
B0 B1
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
CPU DDRIII MEMORY
CPU DDRIII MEMORY
CPU DDRIII MEMORY
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
5 33Thursday, April 15, 2010
5 33Thursday, April 15, 2010
5 33Thursday, April 15, 2010
SB600
Gigabyte Confidential
Do not Copy
CPU_PWR / DDR18V
-CPURST
-LDT_STOP
C61 150P/4/NPO/50V/JC61 150P/4/NPO/50V/J
For AM2 CPU hang at E1/F2/F5
DDR15V
CPU_PG_SB16
CPUVREF
40 MILS WIDTH
CPU_M_VREF
SBC12
SBC12
1N/4/X7R/50V/K
1N/4/X7R/50V/K
Layout: Place within
500mils of the CPU socket.
12
SBC31
SBC31
0.1u/4/X7R/16V/K
0.1u/4/X7R/16V/K
SC35
SC35
1U/6/X7R/16V/K
1U/6/X7R/16V/K
R26 300/4R26 300/4
R36 300/4R36 300/4
Q309
Q309
R2756
R2756
300/4
300/4
R1 1K/4/1R1 1K/4/1
DDR15V
SR19
SR19
15/4/1
15/4/1
SR20
SR20
15/4/1
15/4/1
VDDA25
DDR15V
3VDUAL VCC3
R2506
R2506
8.2K/4
8.2K/4
3
Q310
Q310
D
D
G S
G S
2
1
2N7002/SOT23/25pF/5
2N7002/SOT23/25pF/5
MMBT2222A/SOT23/600mA/40
MMBT2222A/SOT23/600mA/40
Q355
Q355
2N7002/SOT23/25pF/5
2N7002/SOT23/25pF/5
FB1 0/6FB1 0/6
2.5V/0.5A [30/6/4A/S]
R2507
R2507
8.2K/4
8.2K/4
3
D
D
G S
G S
2
1
DDR15V
R2754
R2754
300/4
300/4
CPU_PWRGD
3
D
D
G S
G S
2
1
2.5V/0.5A
CPUCLK0_H15
CPUCLK0_L15
C1752
C1752
0.1u/4/Y5V/16V/Z/X
0.1u/4/Y5V/16V/Z/X
C1790
C1790
0.1u/4/Y5V/16V/Z/X
0.1u/4/Y5V/16V/Z/X
C3
C3
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
CPUCLK0_H
CPUCLK0_L
CPU_CRST-17
DDR15V
SI_CLK27
SI_DAT27
DDR15V
PWM_PWRGD 30
-CPURST
C1798
C1798
100P/4/NPO/50V/J
100P/4/NPO/50V/J
C13
C13
C4
C4
0.22U/6/X7R/16V/K
3.3n/4/X7R/50V/K
3.3n/4/X7R/50V/K
3.9n/4/X7R/50V/K
3.9n/4/X7R/50V/K
C1
C1
C2
C2
3.9n/4/X7R/50V/K
3.9n/4/X7R/50V/K
R89 0/4/SHT/XR89 0/4/SHT/X
R17 1K/4/1R17 1K/4/1
R8 22/4/XR8 22/4/X
R9 22/4/XR9 22/4/X
R19 300/4/XR19 300/4/X
COREFB+30
COREFB-30
VTT_SENSE AM3 only, may not use, like AM2
CPU_M_VREF
DDR15V
R2725 300/4R2725 300/4
R2726 300/4R2726 300/4
R2727 300/4R2727 300/4
GNDA27
TMPIN227,28
0.22U/6/X7R/16V/K
CLKIN_H
R5
169/4/1R5169/4/1
CLKIN_L
-LDT_STOP12,16
-CPURST12,16
CPU_PWRGD
-LDT_STOP
-CPURST
CPU_PRESENT_L
*
CPU_TDI CPU_TDO
*
CPU_TCK17
CPU_TMS17
BC116
BC116
2.2n/4/X7R/50V/K/X
2.2n/4/X7R/50V/K/X
CPU_TRSTCPU_TCK
CPU_TMS
CPU_DBREQ-
CPU_TEST25_H
CPU_TEST25_L
CPU_TRST-17
CPU_DBREQ-17 CPU_DBRDY 17
R11 39.2/4/1R11 39.2/4/1
R12 39.2/4/1R12 39.2/4/1
R13 300/4R13 300/4
R14 300/4R14 300/4
DDR15V
M2CPUD
M2CPUD
MISC
C10
D10
A8
B8
C9
D8
C7
AL3
SIC
AL6
SID
AK6
AL10
AJ10
AH10
AL9
A5
G2
G1
E12
F12
AH11
AJ11
A10
B10
F10
E9
AJ7
F6
D6
E7
F8
C5
AH9
E5
AJ5
AG9
AG8
AH7
AJ6
MISC
VDDA1
VDDA2
CLKIN_H
CLKIN_L
PWROK
LDTSTOP_L
RESET_L
CPU_PRESENT_L
THERMTRIP_L
SIC
SID
TDI
TRST_L
TCK
TMS
DBREQ_L
VDD_FB_H
VDD_FB_L
VTT_SENSE
M_VREF
M_ZN
M_ZP
TEST25_H
TEST25_L
TEST19
TEST18
TEST13
TEST9
TEST17
TEST16
TEST15
TEST14
TEST12
TEST7
TEST6
THERMDC
THERMDA
TEST3
TEST2
PROCHOT_L
VDDIO_FB_H
VDDIO_FB_L
CPU-SK/941AM3/S/GF/[10SC1-A01941-01R]
CPU-SK/941AM3/S/GF/[10SC1-A01941-01R]
LAYOUT: Route trace 50 mils wide and
VID(5)
VID(4)
VID(3)
VID(2)
VID(1)
VID(0)
TDO
DBRDY
PSI_L
HTREF1
HTREF0
TEST29_H
TEST29_L
TEST24
TEST23
TEST22
TEST21
TEST20
TEST28_H
TEST28_L
TEST27
TEST26
TEST10
TEST8
D2
D1
C1
E3
E2
E1
AK7
AL7
AK10
CPU_DBRDY
B6
AK11
AL11
CPU_PSI-
F1
R53 44.2/4/1R53 44.2/4/1
V8
R54 44.2/4/1R54 44.2/4/1
V7
R55 80.6/4/1R55 80.6/4/1
C11
D11
Route as 80-Ohm differential impedance
Keep trace to resistor less than 1" from CPU pin
CPU_TEST24
AK8
AH8
CPU_TEST22
AJ9
CPU_TEST21
AL8
CPU_TEST20
AJ8
J10
H9
CPU_TEST27
AK9
CPU_TEST26
AK5
G7
D4
500 to 750 mils long between these caps.
A10P
A10N
A01P
A01N
B10P
B10N
B01P
B01N
R56
R56
300/4/X
300/4/X
*
CPU_TDO 17CPU_TDI17
TP1TP1
DCLKA28
-DCLKA28
MODT_A38
DCLKB29
-DCLKB29
MODT_B39
R2555
R2555
1K/4/1
1K/4/1
THERMTRIP_L
VCC_SB
R2557
R2557
1K/4/1
1K/4/1
AM3 only
DCLKA2
-DCLKA2
MODT_A3
AM3 only
DCLKB2
-DCLKB2
MODT_B3
R57
R57
300/4
300/4
DDR15V
DDR15V
R60
R60
300/4
300/4
-PROCHOT
L25
L26
L31
L30
W26
W25
AE27
U24
V24
AE28
Y31
Y30
AG31
V31
W31
AF31
M2CPUE
M2CPUE
VID5 30
VID4 30
VID3 30
VID2 30
VID1 30
VID0 30
R176 1K/4/1R176 1K/4/1
Q10
Q10
R174 1K/4/1R174 1K/4/1
R190 0/4/SHT/XR190 0/4/SHT/X
INTERNAL MISC
INTERNAL MISC
RSVD1
RSVD2
RSVD3
RSVD4
DCLKA2
DCLKA2MODT_A3
DCLKA1
DCLKA1MODT_A1
DCLKB2
DCLKB2MODT_B3
DCLKB1
DCLKB1MODT_B1
MA_RESETMB_RESET-
M_VDDIO_PWRGD
COREFB_NB+
COREFB_NB-
CORE_TYP_DET
MB_EVENT_L
MA_EVENT_L
R175 1K/4/1R175 1K/4/1
MMBT2222A/SOT23/600mA/40
MMBT2222A/SOT23/600mA/40
SOT23
SOT23
132
-PROCHOT_CPU
E20
B19
AL4
RSVD19
AK4
RSVD20
AK3
RSVD21
F2
RSVD22
F3
M_VDDIO_PWRGD AM3 only
G4
G3
G5
AD25
RSVD27
AE24
RSVD28
AE25
RSVD29
AJ18
RSVD30
AJ20
RSVD31
C18
RSVD32
C20
RSVD33
RSVD34
RSVD35
RSVD36
AM3 =>DRAM Thermal Event Status
G24
G25
H25
V29
W30
3VDUAL
R59
R59
8.2K/4
8.2K/4
THERMTRIP_CPU_L
Q9
Q9
MMBT2222A/SOT23/600mA/40
MMBT2222A/SOT23/600mA/40
SOT23
SOT23
132
Erratum 133, Revision Guide for
AMD NPT 0Fh Processors
CPU_TEST26
*
CPU_PRESENT_L
CPU_TEST25_H
*
CPU_TEST25_L
-PROCHOT_CPU 16
CPU_TEST21
Erratum 133, Revision Guide for
AMD NPT 0Fh Processors
CPU_TEST27
CPU_TEST20
CPU_TEST22
CPU_TEST24
AM3 only
MA_RESET_L
MB_RESET_L
MA_RESET_L 8
MB_RESET_L 9
*
CORE_TYPE_DET
R103 1K/4/1R103 1K/4/1
MB_EVENT_L
MA_EVENT_L
R102 1K/4/1R102 1K/4/1
R2448 1K/4/1R2448 1K/4/1
AM2: high, AM2R2: low
DDR15V
MB_EVENT_L 9
MA_EVENT_L 8
DDR15V
THERMTRIP_CPU_L 17
R37 300/4/XR37 300/4/X
R49 10K/4/1R49 10K/4/1
R42 510/4/1R42 510/4/1
R43 510/4/1R43 510/4/1
R47 300/4R47 300/4
R2728 300/4R2728 300/4
R2729 300/4R2729 300/4
R2730 300/4R2730 300/4
R2731 300/4R2731 300/4
DDR15V
Layout: Route as 60 ohms
with 5/10 W/S from CPU pins.
DDR15V
GND
DDR15V
GND
EVENT pins are for future AM3r2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
CPU CONTROL
CPU CONTROL
CPU CONTROL
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
6 33Thursday, April 15, 2010
6 33Thursday, April 15, 2010
6 33Thursday, April 15, 2010
VCORE_NB
Gigabyte Confidential
Do not Copy
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCORE_NB
VCORE
VCC_SB
AA10
AA12
AA14
AA16
AA18
AB11
AC10
AE10
AA8
AB7
AB9
AC4
AC5
AC8
AD2
AD3
AD7
AD9
AF7
AF9
AG4
AG5
AG7
AH2
AH3
E10
F11
G10
G12
H11
H23
K11
K13
K15
K17
K19
K21
K23
Y17
Y19
VLDT_RUN_B is connected to the VLDT_RUN power
VCORE_NB
supply through the package or on the die. It is only connected
M2CPUF
M2CPUF
VDD1
VDD1
A4
VDD1
A6
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
VDD19
VDD20
VDD21
VDD22
VDD23
VDD24
VDD25
VDD26
VDD27
B3
VDD28
B5
VDD29
B7
VDD30
C2
VDD31
C4
VDD32
C6
VDD33
C8
VDD34
D3
VDD35
D5
VDD36
D7
VDD37
D9
VDD38
E4
VDD39
E6
VDD40
E8
VDD41
VDD42
F5
VDD43
F7
VDD44
F9
VDD45
VDD46
G6
VDD47
G8
VDD48
VDD49
VDD50
H7
VDD51
VDD52
VDD53
J8
VDD54
J12
VDD55
J14
VDD56
J16
VDD57
J18
VDD58
J20
VDD59
J22
VDD60
J24
VDD61
K7
VDD62
K9
VDD63
VDD64
VDD65
VDD66
VDD67
VDD68
VDD69
VDD70
L4
VDD71
L5
VDD72
L8
VDD73
L10
VDD74
L12
VDD75
VDD150
VDD151
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS240
VSS241
A3
A7
A9
A11
AA4
AA5
AA7
AA9
AA11
AA13
AA15
AA17
AA19
AA21
AA23
AB2
AB3
AB8
AB10
AB12
AB14
AB16
AB18
AB20
AB22
AC7
AC9
AC11
AC13
AC15
AC17
AC19
AC21
AC23
AD8
AD10
AD12
AD14
AD16
AD20
AD22
AD24
AE4
AE5
AE11
AE9 Missing pins on package
AF2
AF3
and socket used for
AF8
mechanical keying. =>AM3
AF10
AF12
AF14
AF16
AF18
AF20
AF22
AF24
AF26
AF28
AG10
AG11
AH14
AH16
AH18
AH20
AH22
AH24
AH26
AH28
AH30
AK2
AK14
AK16
AK18
Y14
Y16
GND
VCORE
W10
W12
W14
W16
W18
W20
M11
M13
M15
M17
M19
N10
N12
N14
N16
N18
P11
P13
P15
P17
P19
R10
R12
R14
R16
R18
R20
U10
U12
U14
U16
U18
U20
V11
V13
V15
V17
V19
V21
Y11
Y13
Y15
Y21
M2CPUG
M2CPUG
VDD2
VDD2
L14
VDD1
L16
VDD2
L18
VDD3
M2
VDD4
M3
VDD5
M7
VDD6
M9
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
N8
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
P7
VDD19
P9
VDD20
VDD21
VDD22
VDD23
VDD24
VDD25
R4
VDD26
R5
VDD27
R8
VDD28
VDD29
VDD30
VDD31
VDD32
VDD33
VDD34
T2
VDD35
T3
VDD36
T7
VDD37
T9
VDD38
T11
VDD39
T13
VDD40
T15
VDD41
T17
VDD42
T19
VDD43
T21
VDD44
U8
VDD45
VDD46
VDD47
VDD48
VDD49
VDD50
VDD51
V9
VDD52
VDD53
VDD54
VDD55
VDD56
VDD57
VDD58
W4
VDD59
W5
VDD60
W8
VDD61
VDD62
VDD63
VDD64
VDD65
VDD66
VDD67
Y2
VDD68
Y3
VDD69
Y7
VDD70
Y9
VDD71
VDD72
VDD73
VDD74
VDD75
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
AK20
AK22
AK24
AK26
AK28
AK30
AL5
B4
B9
B11
B14
B16
B18
B20
B22
B24
B26
B28
B30
C3
D14
D16
D18
D20
D22
D24
D26
D28
D30
E11
F4
F14
F16
F18
F20
F22
F24
F26
F28
F30
G9
G11
H8
H10
H12
H14
H16
H18
H24
H22 Missing pins on package
H26
and socket used for
H28
mechanical keying. =>AM3
H30
J4
J5
J7
J9
J11
J13
J15
J17
J19
J21
J23
K2
K3
K8
K10
K12
K14
K16
K18
K20
K22
Y18
GND
VCORE
AA20
AA22
AB13
AB15
AB17
AB19
AB21
AB23
AC12
AC14
AC16
AC18
AC20
AC22
AD11
AD23
AE12
AF11
W22
AM3 Only
GND
M21
M23
N20
N22
R22
U22
H20
AE7
L20
L22
P21
P23
T23
V23
Y23
B2
M2CPUH
M2CPUH
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
VDD19
VDD20
VDD21
VDD22
VDD23
VDD24
VDD25
VDD26
VDD27
VDD28
VDD29
VDD30
VDD31
VDD32
NB/RSVD
NP/VSS1
NP/VSS2
CPU_VDDR12
VDD3
VDD3
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
on the board to decoupling near the CPU package.
VCC_SB
N17
N19
N21
CPU_VDDR12 CPU_VDDR12
N23
P2
P3
P8
DDR15V
P10
P12
P14
P16
P18
P20
P22
R7
R9
R11
R13
R15
R17
R19
R21
R23
T8
T10
T12
T14
T16
T18
T20
T22
U4
U5
U7
U9
U11
U13
U15
U17
U19
U21
U23
V2
V3
V10
V12
V14
V16
V18
V20
V22
W9
W11
W13
W15
W17
W19
W21
W23
Y8
Y10
Y12
W7
Y20
Y22
GND
VCORE
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VCORE
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
M2CPUI
M2CPUI
AJ4
VLDT_A1
AJ3
VLDT_A2
AJ2
VLDT_A3
AJ1
VLDT_A4
D12
VDDR_4
C12
VDDR_3
B12
VDDR_2
A12
VDDR_1
AB24
VDDIO1
AB26
VDDIO2
AB28
VDDIO3
AB30
VDDIO4
AC24
VDDIO5
AD26
VDDIO6
AD28
VDDIO7
AD30
VDDIO8
AF30
VDDIO29
M24
VDDIO9
M26
VDDIO10
M28
VDDIO11
M30
VDDIO12
P24
VDDIO13
P26
VDDIO14
P28
VDDIO15
P30
VDDIO16
T24
VDDIO17
T26
VDDIO18
T28
VDDIO19
T30
VDDIO20
V25
VDDIO21
V26
VDDIO22
V28
VDDIO23
V30
VDDIO24
Y24
VDDIO25
Y26
VDDIO26
Y28
VDDIO27
Y29
VDDIO28
BUTTOM SIDE
SC16
SC16
SC17
SC17
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
GND
SC25
SC25
SC24
SC24
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
GND
VDDIO
VDDIO
VLDT_B1
VLDT_B2
VLDT_B3
VLDT_B4
VDDR_5
VDDR_6
VDDR_7
VDDR_8
VDDR_9
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC18
SC18
SC26
SC26
H6
H5
H2
H1
AG12
AH12
AJ12
AK12
AL12
K24
K26
K28
K30
L7
L9
L11
L13
L15
L17
L19
L21
L23
M8
M10
M12
M14
M16
M18
M20
M22
N4
N5
N7
N9
N11
N13
N15
GND
SC19
SC19
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC27
SC27
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
HT12B
BC795
BC795
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
GND
SC20
SC20
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC28
SC28
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
C1347
C1347
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
DDR15V
DDR15V
VCORE
SC11
SC11
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
SC21
SC21
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC29
SC29
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
1021 EMI
CPU_VDDR12
C1344
C1344
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
GND
SC2
SC2
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
GND
SC9
SC9
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
GND
BUTTOM SIDE
SC12
SC12
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
GND
SC22
SC22
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SC30
SC30
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
C1343
C1343
1U/6/X7R/16V/K
1U/6/X7R/16V/K
SC10
SC10
SC13
SC13
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
SC23
SC23
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
C1342
C1342
0.1u/4/X7R/16V/K
0.1u/4/X7R/16V/K
BUTTOM SIDE
SC4
SC4
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
SC7
SC7
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
SC14
SC14
0.01u/4/X7R/25V/K
0.01u/4/X7R/25V/K
C1345
C1345
0.01u/4/X7R/25V/K
0.01u/4/X7R/25V/K
SC5
SC5
0.01u/4/X7R/25V/K
0.01u/4/X7R/25V/K
SC8
SC8
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
SC15
SC15
180P/4/NPO/50V/J
180P/4/NPO/50V/J
C1346
C1346
180P/4/NPO/50V/J
180P/4/NPO/50V/J
SC6
SC6
180P/4/NPO/50V/J
180P/4/NPO/50V/J
SC31
SC31
180P/4/NPO/50V/J
180P/4/NPO/50V/J
C1328
C1328
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
GND
DDR15V
C1324
C1324
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
GND
C1330
C1330
C1331
C1329
C1329
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
C1331
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
C1325
C1325
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
C1326
C1326
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
C1327
C1327
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
C1332
C1332
C1333
C1333
180P/4/NPO/50V/J
180P/4/NPO/50V/J
180P/4/NPO/50V/J
180P/4/NPO/50V/J
C1316
C1316
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
CPU_VDDR12
C1334
C1334
4.7u/8/Y5V/10V/Z
C1337
C1337
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
C1319
C1319
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
4.7u/8/Y5V/10V/Z
C1317
C1317
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
GND
C1335
C1335
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
GND
C1318
C1318
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
C1336
C1336
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
C1320
C1320
1N/4/X7R/50V/K
1N/4/X7R/50V/K
C1338
C1338
1N/4/X7R/50V/K
1N/4/X7R/50V/K
C1321
C1321
1N/4/X7R/50V/K
1N/4/X7R/50V/K
C1339
C1339
1N/4/X7R/50V/K
1N/4/X7R/50V/K
C1322
C1322
180P/4/NPO/50V/J
180P/4/NPO/50V/J
C1340
C1340
180P/4/NPO/50V/J
180P/4/NPO/50V/J
C1323
C1323
180P/4/NPO/50V/J
180P/4/NPO/50V/J
C1341
C1341
180P/4/NPO/50V/J
180P/4/NPO/50V/J
BC24
BC23
BC20
BC20
100P/4/NPO/50V/J
100P/4/NPO/50V/J
Title
Title
Title
CPU POWER & GND
CPU POWER & GND
CPU POWER & GND
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet
BC23
100P/4/NPO/50V/J
100P/4/NPO/50V/J
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
BC24
100P/4/NPO/50V/J/X
100P/4/NPO/50V/J/X
7 33Thursday, April 15, 2010
7 33Thursday, April 15, 2010
7 33Thursday, April 15, 2010
BC25
BC25
100P/4/NPO/50V/J/X
100P/4/NPO/50V/J/X
of
8
Gigabyte Confidential
Do not Copy
D D
C C
B B
A A
8
7
7
6
6
5
DDR15V Decouple
DDR15V
BC2
BC2
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC3
BC3
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC6
BC6
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
5
MODT_A[0..3]
-DQSA[0..8]
DQSA[0..8]
DMA[0..8]
MA_CK[0..7]
SMBDATA
SMBCLK
C205
C205
100p/4/NPO/50V/J/X
100p/4/NPO/50V/J/X
DDR15V
R101
R101
15/4/1
15/4/1
R23
R23
15/4/1
15/4/1
DDR15V
R24
R24
15/4/1
15/4/1
R2
15/4/1R215/4/1
Trace min 10/10
VREFDQ_A
Trace min 10/10
VREFCA_A
VCC3
DDRVTT
4
MODT_A[0..3] 5,6
-DQSA[0..8] 5
DQSA[0..8] 5
DMA[0..8] 5
MA_CK[0..7] 5
C206
C206
100p/4/NPO/50V/J/X
100p/4/NPO/50V/J/X
VREFDQ_A
VREFCA_A
C276 0.1u/4/Y5V/16V/ZC276 0.1u/4/Y5V/16V/Z
C278 0.1u/4/X7R/16V/KC278 0.1u/4/X7R/16V/K
C280 0.1u/4/X7R/16V/KC280 0.1u/4/X7R/16V/K
SMBDATA9,15,17,30,31
-DCLKA35
-DCLKA26
MAAA[0..15]5
MA_RESET_L6
DDRVTT Decouple
BC7
BC7
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC8
BC8
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC9
BC9
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
4
3
DDRVTT
DDR3_1
DDR3_1
120
VTT
240
VTT
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
80
VSS
83
VSS
86
VSS
89
VSS
92
VSS
95
VSS
98
VSS
101
VSS
104
VSS
107
VSS
110
VSS
113
VSS
116
VSS
119
VSS
121
VSS
124
VSS
127
VSS
130
VSS
133
VSS
136
VSS
139
VSS
142
VSS
145
VSS
148
VSS
151
VSS
154
VSS
157
VSS
160
VSS
163
VSS
166
VSS
199
VSS
202
VSS
205
VSS
208
VSS
211
VSS
214
VSS
217
VSS
220
VSS
223
VSS
226
VSS
229
VSS
232
VSS
235
VSS
239
VSS
51
VDD
54
VDD
57
VDD
60
VDD
62
VDD
65
VDD
66
SMBCLK
SMBDATA
SBAA2
SBAA1
SBAA0
CKEA1
CKEA0
-CSA3
-CSA2
-DCLKA3
DCLKA3
-DCLKA2
DCLKA2
MAAA0
MAAA1
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
-SCASA
-SRASA
-SWEA
VDD
69
VDD
72
VDD
75
VDD
78
VDD
170
VDD
173
VDD
176
VDD
179
VDD
182
VDD
183
VDD
186
VDD
189
VDD
191
VDD
194
VDD
197
VDD
236
VDDSPD
67
VREFCA
1
VREFDQ
118
SCL
238
SDA
237
SA1
117
SA0
52
BA2
190
BA1
71
BA0
169
CKE1
50
CKE0
76
S1*
193
S0*
64
CK1/NU*
63
CK1/NU
185
CK0*
184
CK0
188
A0
181
A1
61
A2
180
A3
59
A4
58
A5
178
A6
56
A7
177
A8
175
A9
70
A10/AP
55
A11
174
A12
196
A13
172
A14
171
A15
168
RESET*
74
CAS*
192
RAS*
73
WE*
BC152
BC152
4.7u/8/Y5V/10V/Z
4.7u/8/Y5V/10V/Z
3
DDR15V
VREFCA_A
VREFDQ_A
SMBCLK9,15,17,30,31
VCC3
SBAA25
SBAA15
SBAA05
CKEA15
CKEA05
-CSA35
-CSA25
DCLKA35
DCLKA26
MA_RESET_L
-SCASA5
-SRASA5
-SWEA5
DDRVTT
2
48
FREE
49
FREE
MA_EVENT_L
187
FREE
198
FREE
79
RSVD
77
ODT1
195
ODT0
68
NC/PAR_IN
53
NC/ERR_OUT
167
NC/TEST4
39
CB0
40
CB1
45
CB2
46
CB3
158
CB4
159
CB5
164
CB6
165
CB7
7
DQS0
6
DQS0*
16
DQS1
15
DQS1*
25
DQS2
24
DQS2*
34
DQS3
33
DQS3*
85
DQS4
84
DQS4*
94
DQS5
93
DQS5*
103
DQS6
102
DQS6*
112
DQS7
111
DQS7*
43
DQS8
42
DQS8*
125
DM0/DQS9
126
NC/DQS9*
134
DM1/DQS10
135
NC/DQS10*
143
DM2/DQS11
144
NC/DQS11*
152
DM3/DQS12
153
NC/DQS12*
203
DM4/DQS13
204
NC/DQS13*
212
DM5/DQS14
213
NC/DQS14*
221
DM6/DQS15
222
NC/DQS15*
230
DM7/DQS16
231
NC/DQS16*
161
DM8/DQS17
162
NC/DQS17*
3
DQ0
4
DQ1
9
DQ2
10
DQ3
122
DQ4
123
DQ5
128
DQ6
129
DQ7
12
DQ8
13
DQ9
18
DQ10
19
DQ11
131
DQ12
132
DQ13
137
DQ14
138
DQ15
21
DQ16
22
DQ17
27
DQ18
28
DQ19
140
DQ20
141
DQ21
146
DQ22
147
DQ23
30
DQ24
31
DQ25
36
DQ26
37
DQ27
149
DQ28
150
DQ29
155
DQ30
156
DQ31
81
DQ32
82
DQ33
87
DQ34
88
DQ35
200
DQ36
201
DQ37
206
DQ38
207
DQ39
90
DQ40
91
DQ41
96
DQ42
97
DQ43
209
DQ44
210
DQ45
215
DQ46
216
DQ47
99
DQ48
100
DQ49
105
DQ50
106
DQ51
218
DQ52
219
DQ53
224
DQ54
225
DQ55
108
DQ56
109
DQ57
114
DQ58
115
DQ59
227
DQ60
228
DQ61
233
DQ62
234
DQ63
DDR3/240/BU/VA/D
DDR3/240/BU/VA/D
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
2
DDR III CHANNEL A
DDR III CHANNEL A
DDR III CHANNEL A
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
MODT_A3
MODT_A2
MA_CK0
MA_CK1
MA_CK2
MA_CK3
MA_CK4
MA_CK5
MA_CK6
MA_CK7
DQSA0
-DQSA0
DQSA1
-DQSA1
DQSA2
-DQSA2
DQSA3
-DQSA3
DQSA4
-DQSA4
DQSA5
-DQSA5
DQSA6
-DQSA6
DQSA7
-DQSA7
DQSA8
-DQSA8
DMA0
DMA1
DMA2
DMA3
DMA4
DMA5
DMA6
DMA7
DMA8
MDA0
MDA1
MDA2
MDA3
MDA4
MDA5
MDA6
MDA7
MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
MDA20
MDA21
MDA22
MDA23
MDA24
MDA25
MDA26
MDA27
MDA28
MDA29
MDA30
MDA31
MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40MAAA2
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46
MDA47
MDA48
MDA49
MDA50
MDA51
MDA52
MDA53
MDA54
MDA55
MDA56
MDA57
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63
1
MA_EVENT_L 6
MODT_A3 6
MODT_A2 5
MDA[0..63] 5
8 33Thursday, April 15, 2010
8 33Thursday, April 15, 2010
8 33Thursday, April 15, 2010
1
8
Gigabyte Confidential
Do not Copy
D D
C C
B B
A A
BC11
BC10
BC10
1U/6/Y5V/10V/Z
1U/6/Y5V/10V/Z
BC11
1U/6/Y5V/10V/Z
1U/6/Y5V/10V/Z
8
BC12
BC12
1U/6/Y5V/10V/Z
1U/6/Y5V/10V/Z
7
BC13
BC13
1U/6/Y5V/10V/Z
1U/6/Y5V/10V/Z
7
6
6
5
-DQSB[0..8]
DQSB[0..8]
DMB[0..8]
MODT_B[0..3]
MB_CK[0..7]
DDR15V Decouple
DDR15VDDR15V
5
BC131
BC131
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC129
BC129
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC125
BC125
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
-DQSB[0..8] 5
DQSB[0..8] 5
DMB[0..8] 5
MODT_B[0..3] 5,6
MB_CK[0..7] 5
VREFCA_A
VREFDQ_A
4
VCC3
C284 0.1u/4/X7R/16V/KC284 0.1u/4/X7R/16V/K
C286 0.1u/4/X7R/16V/KC286 0.1u/4/X7R/16V/K
SMBCLK8,15,17,30,31
SMBDATA8,15,17,30,31
-DCLKB35
DCLKB35
-DCLKB26
DCLKB26
MAAB[0..15]5
MB_RESET_L6
-SCASB5
-SRASB5
4
DDR15V
VCC3
SBAB25
SBAB15
SBAB05
CKEB15
CKEB05
-CSB35
-CSB25
-SWEB5
DDRVTT
C2820.1u/4/Y5V/16V/Z C2820.1u/4/Y5V/16V/Z
VREFCA_A
VREFDQ_A
SMBCLK
SMBDATA
SBAB2
SBAB1
SBAB0
CKEB1
CKEB0
-CSB3
-CSB2
-DCLKB3
DCLKB3
-DCLKB2
DCLKB2
MAAB0
MAAB1
MAAB2
MAAB3
MAAB4
MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13
MAAB14
MAAB15
MB_RESET_L
-SCASB
-SRASB
-SWEB
3
DDR3_2
DDR3_2
120
VTT
240
VTT
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
80
VSS
83
VSS
86
VSS
89
VSS
92
VSS
95
VSS
98
VSS
101
VSS
104
VSS
107
VSS
110
VSS
113
VSS
116
VSS
119
VSS
121
VSS
124
VSS
127
VSS
130
VSS
133
VSS
136
VSS
139
VSS
142
VSS
145
VSS
148
VSS
151
VSS
154
VSS
157
VSS
160
VSS
163
VSS
166
VSS
199
VSS
202
VSS
205
VSS
208
VSS
211
VSS
214
VSS
217
VSS
220
VSS
223
VSS
226
VSS
229
VSS
232
VSS
235
VSS
239
VSS
51
VDD
54
VDD
57
VDD
60
VDD
62
VDD
65
VDD
66
VDD
69
VDD
72
VDD
75
VDD
78
VDD
170
VDD
173
VDD
176
VDD
179
VDD
182
VDD
183
VDD
186
VDD
189
VDD
191
VDD
194
VDD
197
VDD
236
VDDSPD
67
VREFCA
1
VREFDQ
118
SCL
238
SDA
237
SA1
117
SA0
52
BA2
190
BA1
71
BA0
169
CKE1
50
CKE0
76
S1*
193
S0*
64
CK1/NU*
63
CK1/NU
185
CK0*
184
CK0
188
A0
181
A1
61
A2
180
A3
59
A4
58
A5
178
A6
56
A7
177
A8
175
A9
70
A10/AP
55
A11
174
A12
196
A13
172
A14
171
A15
168
RESET*
74
CAS*
192
RAS*
73
WE*
3
2
48
FREE
49
FREE
MB_EVENT_L
187
FREE
198
FREE
79
RSVD
MODT_B3
77
ODT1
MODT_B2
195
ODT0
68
NC/PAR_IN
53
NC/ERR_OUT
167
NC/TEST4
DQS0*
DQS1*
DQS2*
DQS3*
DQS4*
DQS5*
DQS6*
DQS7*
DQS8*
DM0/DQS9
NC/DQS9*
DM1/DQS10
NC/DQS10*
DM2/DQS11
NC/DQS11*
DM3/DQS12
NC/DQS12*
DM4/DQS13
NC/DQS13*
DM5/DQS14
NC/DQS14*
DM6/DQS15
NC/DQS15*
DM7/DQS16
NC/DQS16*
DM8/DQS17
NC/DQS17*
DDR3/240/BU/VA/D
DDR3/240/BU/VA/D
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
2
MB_CK0
39
CB0
MB_CK1
40
CB1
MB_CK2
45
CB2
MB_CK3
46
CB3
MB_CK4
158
CB4
MB_CK5
159
CB5
MB_CK6
164
CB6
MB_CK7
165
CB7
DQSB0
7
DQS0
-DQSB0
6
DQSB1
16
DQS1
-DQSB1
15
DQSB2
25
DQS2
-DQSB2
24
DQSB3
34
DQS3
-DQSB3
33
DQSB4
85
DQS4
-DQSB4
84
DQSB5
94
DQS5
-DQSB5
93
DQSB6
103
DQS6
-DQSB6
102
DQSB7
112
DQS7
-DQSB7
111
DQSB8
43
DQS8
-DQSB8
42
125
126
134
135
143
144
152
153
203
204
212
213
221
222
230
231
161
162
MDB0
3
DQ0
MDB1
4
DQ1
MDB2
9
DQ2
MDB3
10
DQ3
MDB4
122
DQ4
MDB5
123
DQ5
MDB6
128
DQ6
MDB7
129
DQ7
MDB8
12
DQ8
MDB9
13
DQ9
MDB10
18
DQ10
MDB11
19
DQ11
MDB12
131
DQ12
MDB13
132
DQ13
MDB14
137
DQ14
MDB15
138
DQ15
MDB16
21
DQ16
MDB17
22
DQ17
MDB18
27
DQ18
MDB19
28
DQ19
MDB20
140
DQ20
MDB21
141
DQ21
MDB22
146
DQ22
MDB23
147
DQ23
MDB24
30
DQ24
MDB25
31
DQ25
MDB26
36
DQ26
MDB27
37
DQ27
MDB28
149
DQ28
MDB29
150
DQ29
MDB30
155
DQ30
MDB31
156
DQ31
MDB32
81
DQ32
MDB33
82
DQ33
MDB34
87
DQ34
MDB35
88
DQ35
MDB36
200
DQ36
MDB37
201
DQ37
MDB38
206
DQ38
MDB39
207
DQ39
MDB40
90
DQ40
MDB41
91
DQ41
MDB42
96
DQ42
MDB43
97
DQ43
MDB44
209
DQ44
MDB45
210
DQ45
MDB46
215
DQ46
MDB47
216
DQ47
MDB48
99
DQ48
MDB49
100
DQ49
MDB50
105
DQ50
MDB51
106
DQ51
MDB52
218
DQ52
MDB53
219
DQ53
MDB54
224
DQ54
MDB55
225
DQ55
MDB56
108
DQ56
MDB57
109
DQ57
MDB58
114
DQ58
MDB59
115
DQ59
MDB60
227
DQ60
MDB61
228
DQ61
MDB62
233
DQ62
MDB63
234
DQ63
DDR III CHANNEL B
DDR III CHANNEL B
DDR III CHANNEL B
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
DMB0
DMB1
DMB2
DMB3
DMB4
DMB5
DMB6
DMB7
DMB8
1
MB_EVENT_L 6
MODT_B3 6
MODT_B2 5
9 33Thursday, April 15, 2010
9 33Thursday, April 15, 2010
9 33Thursday, April 15, 2010
1
MDB[0..63] 5
5
Gigabyte Confidential
Do not Copy
D D
L0_CLKOUT_H04
L0_CLKOUT_L04
C C
NB_VCC
R233 49.9/4/1R233 49.9/4/1
R240 49.9/4/1R240 49.9/4/1
HT_RXCALP
HT_RXCALN
L0_CLKOUT_H14
L0_CLKOUT_L14
L0_CTLOUT_H04
L0_CTLOUT_L04
L0_CTLOUT_H14
L0_CTLOUT_L14
R267 301/4/1/XR267 301/4/1/X
RS780 Stuff
4
L0_CADOUT_H0
L0_CADOUT_L0
L0_CADOUT_H1
L0_CADOUT_L1
L0_CADOUT_H2
L0_CADOUT_L2
L0_CADOUT_H3
L0_CADOUT_L3
L0_CADOUT_H4
L0_CADOUT_L4
L0_CADOUT_H5
L0_CADOUT_L5
L0_CADOUT_H6
L0_CADOUT_L6
L0_CADOUT_H7
L0_CADOUT_L7
L0_CADOUT_H8
L0_CADOUT_L8
L0_CADOUT_H9
L0_CADOUT_L9
L0_CADOUT_H10
L0_CADOUT_L10
L0_CADOUT_H11
L0_CADOUT_L11
L0_CADOUT_H12
L0_CADOUT_L12
L0_CADOUT_H13
L0_CADOUT_L13
L0_CADOUT_H14
L0_CADOUT_L14
L0_CADOUT_H15
L0_CADOUT_L15
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CLKOUT_H1
L0_CLKOUT_L1
L0_CTLOUT_H0
L0_CTLOUT_L0
L0_CTLOUT_H1
L0_CTLOUT_L1
HT_RXCALP
HT_RXCALN
U3A
U3A
Y25
HT_RXCAD0P
Y24
V22
V23
V25
V24
U24
U25
T25
T24
P22
P23
P25
P24
N24
N25
AC24
AC25
AB25
AB24
AA24
AA25
Y22
Y23
W21
W20
V21
V20
U20
U21
U19
U18
T22
T23
AB23
AA22
M22
M23
R21
R20
C23
A24
RS740G/FCBGA528/A11/[10HB1-06S740-10R]
RS740G/FCBGA528/A11/[10HB1-06S740-10R]
HT_RXCAD0N
HT_RXCAD1P
HT_RXCAD1N
HT_RXCAD2P
HT_RXCAD2N
HT_RXCAD3P
HT_RXCAD3N
HT_RXCAD4P
HT_RXCAD4N
HT_RXCAD5P
HT_RXCAD5N
HT_RXCAD6P
HT_RXCAD6N
HT_RXCAD7P
HT_RXCAD7N
HT_RXCAD8P
HT_RXCAD8N
HT_RXCAD9P
HT_RXCAD9N
HT_RXCAD10P
HT_RXCAD10N
HT_RXCAD11P
HT_RXCAD11N
HT_RXCAD12P
HT_RXCAD12N
HT_RXCAD13P
HT_RXCAD13N
HT_RXCAD14P
HT_RXCAD14N
HT_RXCAD15P
HT_RXCAD15N
HT_RXCLK0P
HT_RXCLK0N
HT_RXCLK1P
HT_RXCLK1N
HT_RXCTL0P
HT_RXCTL0N
HT_RXCTL1P
HT_RXCTL1N
HT_RXCALP
HT_RXCALN
PART 1 OF 6
PART 1 OF 6
HYPER TRANSPORT CPU I/F
HYPER TRANSPORT CPU I/F
HT_TXCAD0P
HT_TXCAD0N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD7P
HT_TXCAD7N
HT_TXCAD8P
HT_TXCAD8N
HT_TXCAD9P
HT_TXCAD9N
HT_TXCAD10P
HT_TXCAD10N
HT_TXCAD11P
HT_TXCAD11N
HT_TXCAD12P
HT_TXCAD12N
HT_TXCAD13P
HT_TXCAD13N
HT_TXCAD14P
HT_TXCAD14N
HT_TXCAD15P
HT_TXCAD15N
HT_TXCLK0P
HT_TXCLK0N
HT_TXCLK1P
HT_TXCLK1N
HT_TXCTL0P
HT_TXCTL0N
HT_TXCTL1P
HT_TXCTL1N
HT_TXCALP
HT_TXCALN
D24
D25
E24
E25
F24
F25
F23
F22
H23
H22
J25
J24
K24
K25
K23
K22
F21
G21
G20
H21
J20
J21
J18
K17
L19
J19
M19
L18
M21
P21
P18
M18
H24
H25
L21
L20
M24
M25
P19
R18
B24
B25
3
L0_CADIN_H0
L0_CADIN_L0
L0_CADIN_H1
L0_CADIN_L1
L0_CADIN_H2
L0_CADIN_L2
L0_CADIN_H3
L0_CADIN_L3
L0_CADIN_H4
L0_CADIN_L4
L0_CADIN_H5
L0_CADIN_L5
L0_CADIN_H6
L0_CADIN_L6
L0_CADIN_H7
L0_CADIN_L7
L0_CADIN_H8
L0_CADIN_L8
L0_CADIN_H9
L0_CADIN_L9
L0_CADIN_H10
L0_CADIN_L10
L0_CADIN_H11
L0_CADIN_L11
L0_CADIN_H12
L0_CADIN_L12
L0_CADIN_H13
L0_CADIN_L13
L0_CADIN_H14
L0_CADIN_L14
L0_CADIN_H15
L0_CADIN_L15
L0_CLKIN_H0
L0_CLKIN_L0
L0_CLKIN_H1
L0_CLKIN_L1
L0_CTLIN_H0
L0_CTLIN_L0
L0_CTLIN_H1
L0_CTLIN_L1
HT_TXCALP
HT_TXCALN
R268 100/4/1R268 100/4/1
RS740 Stuff 100/4/1RS740 Stuff
L0_CLKIN_H0 4
L0_CLKIN_L0 4
L0_CLKIN_H1 4
L0_CLKIN_L1 4
L0_CTLIN_H0 4
L0_CTLIN_L0 4
L0_CTLIN_H1 4
L0_CTLIN_L1 4
L0_CADIN_L[0..15]
L0_CADIN_H[0..15]
L0_CADOUT_L[0..15]
L0_CADOUT_H[0..15]
1
NB_HS
NB_HS
1
2
L0_CADIN_L[0..15] 4
L0_CADIN_H[0..15] 4
L0_CADOUT_L[0..15] 4
L0_CADOUT_H[0..15] 4
1
2
NB_HS/[12SP2-01A004-71R]
NB_HS/[12SP2-01A004-71R]
2
B B
A A
Title
Title
Title
RS740 HT-LINK I/F
RS740 HT-LINK I/F
RS740 HT-LINK I/F
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet of
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
GA-MA74GMT-S2 1.3
1
10 33Thursday, April 15, 2010
10 33Thursday, April 15, 2010
10 33Thursday, April 15, 2010
of
of
Loading...