Hardware Reference Document Number: 500-9300007865-000Rev. G
December 14, 2012
Waste Electrical and Electronic Equipment (WEEE) Returns
GE is registered with an approved Producer Compliance Scheme (PCS) and, subject to suitable
contractual arrangements being in place, will ensure WEEE is processed in accordance with
the requirements of the WEEE Directive.
GE will evaluate requests to take back products purchased by our customers before
August 13, 2005 on a case by case basis. A WEEE management fee may apply.
The V7865* is a full-featured Intel® CoreTM Duo Processor compatible single board
computer (SBC) in a single-slot, passively cooled, Eurocard form factor. This
product utilizes the advanced technology of Intel’s 945GM/945GME chipset
running a front-side bus rate of 667 MHz. The V7865 is compliant with the
VMEbus Specification Rev. C.1 and features a transparent PCI-to-VME bridge,
allowing the board to function as a system controller or peripheral CPU in multiCPU systems.
Desktop Features:
• Up to 3 GByte DDR2 SDRAM
• Two front panel Gigabit Ethernet (GbE) ports
• Front panel SVGA connection
• Rear DVI-D support
• Supports two SATA ports out rear I/O
• Two high-performance 16550-compatible serial ports (RS232/RS422)
(COM1 out front panel/COM2 out rear I/O)
• Two front panel USB ports Rev. 2.0
• Two rear USB ports Rev. 2.0
• Real-Time clock/calendar
• Front panel reset switch
• Miniature speaker
• Keyboard/Mouse port
The V7865 is capable of executing many of today’s desktop operating systems
such as Microsoft
systems. The standard desktop features of the V7865 are described in
Chapter 2: Standard Features.
®
’s Windows® XP and a wide variety of Linux®-based operating
Embedded Features:
• Remote Ethernet booting out front panel only
• Up to 4 GByte of bootable CompactFlash (optional)
• Optional support for two rear Vita 41.3 I/O ports
• Four general-purpose programmable timers (two 16-bit and two 32-bit)
• Software-selectable Watchdog Timer with reset
• 32 KByte Non-volatile SRAM
• PMC expansion site with front panel access
• Rear I/O support for PMC site, 46-pin P2 user I/O per Vita 35, P4V2-46dz
The embedded features of the V7865 are described in Chapter 3: Embedded PC/RTOS Features of this manual.
The V7865 is suitable for use in a variety of applications, such as:
telecommunications, simulation, instrumentation, industrial control, process
control and monitoring, factory automation, automated test systems, data
acquisition systems and anywhere that the highest performance processing
power in a single VME slot is desired.
The V7865 incorporates the latest Intel chipset technology, the 945GM/945GME.
The Intel 945GM/945GME chipset is an optimized integrated graphics solution
with a 667 MHz system bus and integrated 32-bit 3D core at 133 MHz with
dynamic video memory technology (DVMT). The chipset has a low power design,
advanced power management, supporting up to 3 GByte of DDR2 system
memory. The 945GM/945GME is a Graphics Memory Controller Hub component
(GMCH), providing the processor interface, system memory interface (DDR2
SDRAM), DMI interface, CRT and Digital Visual Interface-Digital (DVI-D) port.
Key features for the 945GM/945GME:
• 667 MHz Processor system bus controller
• Up to 2 GByte DDR2 Memory via SODIMM
• Up to 1 GByte onboard DDR2 memory
• One DVI-D port
• High-speed DMI architecture interface for communication with the ICH7-M
(I/O controller)
This manual is composed of the following chapters and appendices:
Overview provides a general description of the V7865 and General Safety terms
and symbols.
Chapter 1 Handling and Installation describes unpacking, inspection, hardware
jumper settings, connector definitions, installation, system setup and operation of
the V7865.
Chapter 2 Standard Features describes the unit design in terms of the standard PC
memory and I/O maps, along with the standard interrupt architecture.
Chapter 3 Embedded PC/RTOS Features describes the unit features that are
beyond standard functions.
Maintenance provides GE Intelligent Platforms’ contact information relative to
the care and maintenance of the unit.
Compliance provides the applicable information regarding regulatory
compliance.
Appendix AConnector Pinouts illustrates and defines the connectors included in
the unit’s I/O ports.
Appendix BAMI BIOS describes the menus and options associated with the
American Megatrends, Inc. (system) BIOS.
Appendix CRemote Booting describes the menus and options associated with the
Intel Boot Agent.
The following general safety precautions must be observed during all phases of
the operation, service and repair of this product. Failure to comply with these
precautions or with specific warnings elsewhere in this manual violates safety
standards of design, manufacture and intended use of this product.
GE Intelligent Platforms assumes no liability for the customer's failure to comply
with these requirements.
Ground the
System
Do Not
Operate in an
Explosive
Atmosphere
Keep Away
from Live
Circuits
Do Not Service
or Adjust
Alone
To minimize shock hazard, the chassis and system cabinet must be connected to
an electrical ground. A three-conductor AC power cable should be used. The
power cable must either be plugged into an approved three-contact electrical
outlet or used with a three-contact to two-contact adapter with the grounding
wire (green) firmly connected to an electrical ground (safety ground) at the power
outlet.
Do not operate the system in the presence of flammable gases or fumes. Operation
of any electrical system in such an environment constitutes a definite safety
hazard.
Operating personnel must not remove product covers. Component replacement
and internal adjustments must be made by qualified maintenance personnel. Do
not replace components with power cable connected. Under certain conditions,
dangerous voltages may exist even with the power cable removed. To avoid
injuries, always disconnect power and discharge circuits before touching them.
Do not attempt internal service or adjustment unless another person capable of
rendering first aid and resuscitation is present.
Do Not
Substitute
Parts or
Modify System
Dangerous
Procedure
Warnings
Because of the danger of introducing additional hazards, do not install substitute
parts or perform any unauthorized modification to the product. Return the
product to GE Intelligent Platforms for service and repair to ensure that safety
features are maintained.
Warnings, such as the example below, precede only potentially dangerous
procedures throughout this manual. Instructions contained in the warnings must
be followed.
WARNING
Dangerous voltages, capable of causing death, are present in this system.
Use extreme caution when handling, testing and adjusting.
WARNING denotes a hazard. It calls attention to a procedure, practice, or
condition, which, if not correctly performed or adhered to, could result in
injury or death to personnel.
CAUTION
CAUTION denotes a hazard. It calls attention to an operating procedure,
practice, or condition, which, if not correctly performed or adhered to, could
result in damage to or destruction of part or all of the system.
NOTE
NOTE denotes important information. It calls attention to a procedure, practice, or condition which
is essential to highlight.
This chapter describes the unpacking procedure; hardware setup; connectors,
headers and switches; installation; system setup and operation of the V7865.
1.1 Unpacking Procedures
Any precautions found in the shipping container should be observed. All items
should be carefully unpacked and thoroughly inspected for damage that might
have occurred during shipment. The board(s) should be checked for broken
components, damaged printed circuit board(s), heat damage and other visible
contamination. All claims arising from shipping damage should be filed with the
carrier and a complete report sent to GE Intelligent Platforms Customer Care.
1.2 Handling Precaution
Electronic assemblies use devices that are sensitive to static discharge. Observe
anti-static procedures when handling these boards. All products should be in an
anti-static plastic bag or conductive foam for storage or shipment. Work at an
approved anti-static workstation when unpacking boards.
1.3 Hardware Setup
The V7865 is factory populated with user-specified options as part of the V7865
ordering information. For option upgrades or for any type of repairs, contact
customer care to receive a Return Material Authorization (RMA).
GE Intelligent Platforms Customer Care is available at: (1-800-433-2682), or
+1-780-401-7700 for international calls.
Or, visit our website at:
The V7865 is tested for system operation and shipped with factory-installed
header jumpers. The physical locations of the jumpers and connectors for the SBC
with the PMC option are illustrated in Figure 1-1 on page 18. The definitions of
the connectors, headers and switches are included in Table 1-1 on page 19.
CAUTION
All jumpers marked
modified by the user. All jumpers marked
modified by the user.
Care must be taken when making jumper modifications to ensure against
improper settings or connections. Improper settings may result in damage
to the unit.
Modifying any jumper not marked
may damage the unit.
The BIOS has the capability of password protecting casual access to the unit’s CMOS set-up
screens. The CMOS Clear jumper allows the user to clear the password in the case of a forgotten
password.
CR/CSR disabled
CRAT register, EN cleared by sysreset
VCTRL register, SFAILAI cleared by sysreset
GCTRL register, SFAILEN set by sysreset
CR/CSR disabled
CRAT.EN cleared by sysreset
VCTRL.SFAILAI cleared by sysreset
GCTRL register, SFAILEN set by sysreset
Auto Slot ID
CRAT register, EN cleared by sysreset
VCTRL register, SFAILAI set by sysreset
GCTRL register, SFAILEN cleared by sysreset
Illegal ConfigurationOFFXOFFON
Switch S6Switch S7
1212
ONX
OFFXONON
ONONOFFON
*
ONON
Auto Slot ID
CRAT register, EN cleared by sysreset
VCTRL register, SFAILAI set by sysreset, cleared 1ms
after sysreset
GCTRL register, SFAILEN cleared by sysreset
Geographical Addressing
CRAT register, EN set by sysreset
VCTRL register, SFAILAI cleared by sysreset
GCTRL register, SFAILEN cleared by sysreset
Geographical Addressing
CRAT register, EN set by sysreset
VCTRL register, SFAILAI cleared by sysreset
GCTRL register, SFAILEN set by sysreset
Geographical Addressing
CRAT register, EN set by sysreset
VCTRL register, SFAILAI cleared by sysreset
GCTRL register, SFAILEN cleared by sysreset
Illegal ConfigurationOFFXOFFOFF
Default to Auto Slot ID
CRAT register, EN cleared by sysreset
VCTRL register, SFAILAI set by sysreset
GCTRL register, SFAILEN cleared by sysreset
Default to Auto Slot ID
CRAT register, EN cleared by sysreset
VCTRL register, SFAILAI set by sysreset
GCTRL register, SFAILEN cleared by sysreset
ONOFFOFFON
ONXONOFF
OFFXONOFF
ONXOFFOFF
ONONOFFOFF
ONOFFOFFOFF
* ‘X’ indicates a ‘Don’t Care’ position. The switch can be in either position.
SBC will receive reset, but will not send resetOFFON
SBC will send reset, but will not receive resetONOFF
The V7865 conforms to the VME physical specification for a single slot 6U
Eurocard (dual height). It can be plugged directly into any standard chassis
accepting this type of board.
CAUTION
Do not install or remove the board while power is applied.
The following steps describe the GE Intelligent Platforms recommended method
for V7865 installation and power-up:
1. Make sure power to the equipment is off.
2. Choose chassis slot. The V7865 must be attached to a P1/P2 VME backplane.
If the V7865 is to be the VME system controller, choose the first VME slot. If a
different board is the VME system controller, choose any slot except slot one.
The V7865 does not require jumpers for enabling/disabling the system
controller function.
3. For the Vita 41.3 option, the board must be installed into a Vita 41.3
compatible backplane.
NOTE
The V7865 should never be used with any of the 74xx boards/cabling from GE Intelligent Platforms,
except for the VME-7469, which can support SATA.
Air flow requirements as measured at output side of heatsink is to be greater than 400LFM.
4. Connect all needed peripherals to the front panel. Each connector is clearly
labeled on the front panel, and detailed pinouts are in Appendix A: Connec-tors and Pinouts. Minimally, a keyboard and a monitor are required if the
user has not previously configured the system.
5. Apply power to the system. Several messages are displayed on the screen,
including names, versions and copyright dates for the various BIOS modules
on the V7865.
6. The V7865 features an optional CompactFlash resident on the board. Refer to
Chapter 3 Embedded PC/RTOS Features for set up details.
7. If an external drive module is installed, the BIOS Setup program must be run
to configure the drive types. See Appendix B: AMI BIOS Setup Utility to
properly configure the system.
8. If a drive module is present, install the operating system according to the
manufacturer’s instructions.
The V7865 requires +5 V from the VME backplane. Below are the voltage and
current requirements.
SupplyCurrent (Maximum)
+5 V9.6 A
The V7865 provides power to the PMC site in accordance with the PMC
specification. The maximum current provided on the +5 V supply is 1.5 A per
PMC site. The maximum current provided on the +3.3 V supply is 1.5 A per PMC
site.
The V7865 provides front-panel access to the PMC expansion site, the VGA
connector, the two GbE connectors, the manual reset switch, COM1 port, two USB
ports, the Mouse/Keyboard, and the status LEDs. A drawing of the V7865 front
panel is shown in Figure 1-5 on page 26. The front panel connectors and
indicators are labeled as follows:
• LAN1GbE connector
• LAN2GbE connector
• VGAVGA video connector
• RSTManual reset switch
• COM1COM port
• M/KCombination mouse/keyboard connector
• USBUSB connectors
• BPHT Status LEDs
The V7865 provides rear I/O support for VME with 2eSST 320 MByte/s, the
optional PMC I/O (Vita 35), DVI-D, two USB 2.0 ports, COM2 (RS232/RS422), and
two SATA drives. These signals are accessed by the use of a rear transition module
(RTM) such as the ACC-0602RC* or the ACC-0603RC*, which terminate the
signals into industry standard connectors. The front panel connectors, including
connector pinouts and orientation, for the V7865 are defined in Appendix A:
Connectors and Pinouts.
NOTE
RTMs may not support all available V7865 rear I/O mentioned above. RTM connections are defined
in the appropriate RTM Installation Guide. Contact Sales for compatible RTMs offered by GE
Intelligent Platforms.
1.7.2 LEDs
See Figure 1-5 on page 26 for a diagram of the Rugged Front Panel option.
Adjacent to the diagram are the definitions of the various LEDs on the front panel.
The connections and the LEDs are the same for the Standard Front Panel option,
which is shown in Figure 1-6 on page 27.
LED B Boot Done, - BIOS powerup self test (POST) is in
progress, LED is lit (Red LED). Once POST has completed,
LED turns off. Once booting has completed, any VME
‘SYSFAIL’ will cause the LED to turn on.
LED P Power Good, - Indicates when all onboard power is
within tolerance (Green LED).
LED H Drive Activity, - Indicates hard drive activity on
either one of the SATA or CompactFlash drives (Yellow
LED).
LED T Thermal Alert, - When the temperature of the CPU
has exceeded the operating temperature, this LED will be lit
(Red LED).
Reset Switch Reset, - Allows the system to be reset from the
front panel.
GbE Active Ethernet Activity, - This LED will blink when the
Ethernet is linked and active. It will be steady if the Ethernet
is linked with no activity.
Active
Speed
Rear GbE
Vita 41.3Status
Link/Active
and Speed
GbE Speed Ethernet Speed, - This LED will indicate at which
speed the Ethernet is running:
Gigabit
Ethernet
(GbE)
• 10Base-T - LED Off
• 100Base-TX - Yellow LED
• 1000Base-T - Green LED
Vita 41.3 GbE A Rear Ethernet Activity, - Same as GbE Active.
Vita 41.3 GbE L Rear Ethernet Activity, - Same as GbE Speed.
(Rugged Front Panel Option shown here)
In addition, the front panel LEDs are used to indicate various modes of
operational status that can occur with the V7865. The table below is a summary of
these indications.
Table 1-9 Status Indications
StateIndication
VME SYSFAILRed “B” LED illuminates with each VME SYSFAIL ‘seen’ on the bus. The
LED will remain on as long as the failure lasts.
Normal OperationLED B = Off (out of Power On Self Test - POST)
The V7865 has an onboard BIOS Setup program (AMI BIOS) that controls many
configuration options. These options are saved in non-volatile, battery-backed
memory and are collectively referred to as the board’s “CMOS Configuration.”
The CMOS configuration controls many details concerning the behavior of the
hardware from the moment power is applied. See Appendix B: AMI BIOS Setup Utility.
1.9 Battery Mounted in Horizontal Holder on the Board
For Battery Removal:
1. Locate the battery on the computer. You may need to reference the product
manual if it is not easily located. See Figure 1-1.
2. Once the battery is located, take a non-conductive tool and gently pry on the
edges of the battery to lift it from the socket.
For Battery Installation:
1. Observe correct polarity.
2. Press the new battery into the socket until the battery snaps into place.
The V7865 is an Intel Core Duo Processor based SBC compatible with modern
industry standard desktop systems. The V7865 therefore retains industry
standard memory and I/O maps along with a standard interrupt architecture.
The integrated peripherals described in this section (such as serial ports, USB
port, video controller and Ethernet controller) are all memory mapped the same
as similarly equipped desktop systems, ensuring compatibility with modern
operating systems.
The following sections describe the standard features of the V7865.
2.1 BGA CPU
The V7865 CPU is factory populated with a high-speed Core Duo Processor CPU.
The CPU speed and RAM/CompactFlash size are user specified as part of the
V7865 ordering information.
To change CPU speeds, RAM size or CompactFlash size, contact customer care to
receive a Return Material Authorization (RMA).
GE Intelligent Platforms Customer Care is available at: (or 1-800-433-2682),
1-780-401-7700 for international calls.
Or, visit our website at:
www.ge-ip.com
2.2 Physical Memory
The V7865 provides DDR2 Synchronous DRAM (SDRAM) as onboard system
memory. Memory can be accessed as bytes, words or longwords.
The V7865 has a maximum memory configuration of 3 GByte of DDR2 SDRAM
memory. This configuration calls for a 2 GByte SODIMM (one 200-pin SODIMM
DDR2 module) and 1 GByte of onboard memory. The SDRAM is dual-ported to
the VME through the PCI-to-VME bridge and is addressable by the local
processor, as well as the VME slave interface by another VME master. Caution
must be used when sharing memory between the local processor and the VME to
prevent a VME deadlock and to prevent a VME master from overwriting the local
processor’s operating system.
NOTE
When using the Configure utility of GE Intelligent Platforms’ IOWorks Access to configure RAM, do
not request more than 25 percent of the physical RAM. Exceeding the 25 percent limit may result in
known bugs that causes unpredictable behavior during the boot sequence, and requires the use of
an emergency repair disk to restore the computer. It is recommended that an emergency repair
disk be kept up-to-date and easily accessible.
The V7865 includes 32 KByte of non-volatile SRAM which can be accessed by the
CPU at any time, and is used to store system data that must not be lost during
power-off conditions.
Memory capacity may be extended as parts become available.
2.3 Memory and Port Maps
2.3.1 Memory Map - Tsi148 Based PCI-to-VME Bridge
The memory map for the V7865 is shown in Table 2-1. All systems share this same
memory map.
Table 2-1 V7865, Tsi148 Memory Address Map
MODEMEMORY ADDRESS RANGE SIZEDESCRIPTION
$FFFF 0000 - $FFFF FFFF64 KByteROM BIOS Image
$C000 0000 - $FFFE FFFF0.9 GByteUnused *
$0010 0000 - $BFFF FFFF3 GByteReserved for **
PROTECTED MODE
$E0000 - $FFFFF128 KByte
$D8018 - $DFFFF32 KByte
$D8016 - $D80172 bytes
Onboard Extended Memory
(not filled on all systems)
2.4 I/O Port Map
$D8014 - $D80152 bytes
$D8010 - $D80132 bytes
$D800E - $D800F2 bytes
$D8000 - $D800D14 bytes
$C8000 - $D7FFF64 KByte
$C0000 - $C7FFF32 KByte
$A0000 - $BFFFF128 KByte
REAL MODE
* This space can be used to set up protected mode PCI-to-VME windows (also referred to as PCI slave images).
BIOS will also map onboard PCI based NVRAM, Timers and Watchdog Timers in this area.
** This space can be allocated as shared memory (for example, between the BGA CPU and VME Master). Note
that if a PMC board is loaded, the expansion BIOS may be placed in this area.
$00000 - $9FFFF640 KByte
Reserved for BIOS Area
Like a desktop system, the V7865 includes special input/output instructions that
access I/O peripherals residing in I/O addressing space (separate and distinct
from memory addressing space). Locations in I/O address space are referred to as
ports. When the CPU decodes and executes an I/O instruction, it produces a 16-bit
I/O address on lines A00 to A15 and identifies the I/O cycle with the M/I/O control
line. Thus, the CPU includes an independent 64 KByte I/O address space, which is
accessible as bytes, words or longwords.
Standard hardware circuitry reserves only 1,024 byte of I/O addressing space
from I/O $000 to $3FF for peripherals. All standard PC I/O peripherals, such as
serial and parallel ports, hard and floppy drive controllers, video system, realtime clock, system timers and interrupt controllers are addressed in this region of
I/O Address RangeSize In BytesHW DevicePC/AT Function
$3F8 - $3FE7Super-I/O ChipCOM1 Serial I/O (16550 Compatible)
$3FF - $4FF256Reserved
$500 - CFF2048Reserved
* While these I/O ports are reserved for the listed functions, they are not implemented on the V7865. They are listed
here to make the user aware of the standard PC usage of these ports.
2.5.1 System Interrupts
In addition to an I/O port address, an I/O device has a separate hardware
interrupt line assignment. Assigned to each interrupt line is a corresponding
interrupt vector in the 256-vector interrupt table at $00000 to $003FF in memory.
The sixteen maskable interrupts and the single Non-Maskable Interrupt (NMI)
are listed in Table 2-3 along with their functions. Table 2-4 on page 33 details the
vectors in the interrupt vector table. The interrupt number in HEX and decimal
are also defined for real and protected mode in Table 2-4 on page 33.
The interrupt hardware implementation on the V7865 is standard for computers
built around the PC architecture, which evolved from the IBM PC/XT. In the IBM
PC/XT computers, only eight interrupt request lines exist, numbered from IRQ0
to IRQ7 at the PIC. The IBM PC/AT computer added eight more IRQx lines,
numbered IRQ8 to IRQ15, by cascading a second slave PIC into the original
master PIC. IRQ2 at the master PIC was committed as the cascade input from the
slave PIC. This architecture is represented in Figure 2-1 on page 37.
To maintain backward compatibility with PC/XT systems, IBM chose to use the
new IRQ9 input on the slave PIC to operate as the old IRQ2 interrupt line on the
PC/XT Expansion Bus. Thus, in AT systems, the IRQ9 interrupt line connects to
the old IRQ2 pin (pin B4) on the AT Expansion Bus (or ISA bus).
The Tsi148 VME Bridge and the PMC site of the V7865 connect Standard PCI
Interrupt Lines to the PCI-E to PCI-X bridge as shown in Figure 2-1 on page 37.
The PCI-E bridges (PLX PEX8114) convert the PCI INTx interrupts into virtual
PCI Express INTA interrupts that are signaled back to the chipset over the PCI
Express Interface.
Interrupts on Peripheral Component Interconnect (PCI) Local Bus are optional
and defined as “level sensitive,” asserted low (negative true), using open drain
output drivers. The assertion and de-assertion of an interrupt line, INTx#, is
asynchronous to CLK. A device asserts its INTx# line when requesting attention
from its device driver. Once the INTx# signal is asserted, it remains asserted until
the device driver clears the pending request. When the request is cleared, the
device de-asserts its INTx# signal.
PCI defines one interrupt line for a single function device and up to four interrupt
lines for a multifunction device or connector. For a single function device, only
INTA# may be used while the other three interrupt lines have no meaning.
Figure 2-1 on page 37 depicts the V7865 interrupt logic pertaining to timer
NVRAM operations and the PCI expansion site.
Any function on a multifunction device can be connected to any of the INTx#
lines. The Interrupt Pin register defines which INTx# line the function uses to
request an interrupt. If a device implements a single INTx# line, it is called INTA#;
if it implements two lines, they are called INTA# and INTB#; and so forth. For a
multifunction device, all functions may use the same INTx# line, or each may
have its own (up to a maximum of four functions), or any combination thereof. A
single function can never generate an interrupt request on more than one INTx#
line.
The slave PIC accepts the PCI interrupts through lines that are defined by the
BIOS. The BIOS defines which interrupt line to utilize depending on which
system requires the use of the line.
The PCI bus-based external devices include the PMC sites, Ethernet controller
and the PCI-to-VME bridge. The default BIOS maps these external devices to the
PCI Interrupt Request (PIRQx) lines of the ICH2. This mapping is illustrated in
Figure 2-1 on page 37 and is defined in Table 2-5.
The device PCI interrupt lines (INTA through INTD) that are present on each
device cannot be modified.
Table 2-5 PCI Device Interrupt Mapping by the BIOS
Figure 2-1 Connections for the PCI Interrupt Logic Controller
Timer
INT
Real-Tm
Clock
I/O CONTROLLER
HUB ICH7-M
PCI
EXPANSION
CONNECTOR
INTR
IRQ0
Ethernet
Cntlr
CPU
Interrupt
Keybd
IRQ1
Ethernet
Cntlr/Sbus
IRQ10IRQ8IRQ9IRQ11 IRQ12 IRQ13 IRQ14 IRQ15
COM2 COM1 UnusedUnused
8-15
IRQ2IRQ3IRQ4IRQ5
82801 SLAVE-PORTS $0A0-$0A1
Mouse Math
Video,
USB
CONNECTIONS
MAPPED BY BIOS
PCI INTERRUPT
MAPPER
PIRQD PIRQE
Timers/NVRAM
FPGA
INTC
INTD
INTA
INTB
PIRQA
PIRQB PIRQC
82801 MASTER-PORTS $020-$021
CoprocATHard Drv
INT
Floppy
Control
IRQ6
Flash
Drive
IRQ7
PCI-E
PCI-E
Front Panel
82571
Ethernet
PCI-E
PCI-E
Switch
PCI-E
Rear
82571
Ethernet
PCI-E
INTA
PMC
Site
INTB
PCI-X
Bridge
INTC
PCI-X
Bridge
INTD
INTA
INTB
INTC
INTD
Tsi
148
2.6 Integrated Peripherals
The V7865 incorporates an SMSC Super I/O (SIO) chip. The SIO provides the
V7865 with two 16550 UART-compatible serial ports, keyboard and mouse ports
and general purpose I/O for system monitoring functions. The serial port signals
for COM1 are available from the front panel, and the signals for COM2 are
available through the rear I/O.
The SATA interface is provided by the Intel I/O Controller Hub (ICH7-M) chip.
The SATA interface supports two channels known as the primary and secondary
channels. The IDE channel is routed onboard to the optional CompactFlash
socket. Both SATA channels are routed out the VME backplane and can be
accessed using a ACC-0602RC/ACC-0603RC RTM which terminates into standard
SATA connectors.
The V7865 supports Ethernet LANs with two Intel Ethernet controllers (82571
Dual GbE controller). 10Base-T, 100Base-TX and GbE options are supported via
two front panel RJ45 connectors.
2.7.1 10Base-T
A network based on the 10Base-T standard uses unshielded twisted-pair cables,
providing an economical solution to networking by allowing the use of existing
telephone wiring and connectors. The RJ45 connector is used with the 10Base-T
standard. 10Base-T has a maximum length of 100 meters.
2.7.2 100Base-TX
The V7865 also supports the 100Base-TX Ethernet. A network based on a
100Base-TX standard uses unshielded twisted-pair cables and an RJ45 connector.
100Base-TX has a maximum length of 100 meters.
2.7.3 1000Base-T
The V7865 supports GbE offering speeds of 1000 Mbit/s. It is fully compatible
with existing Ethernets, as it uses the same CSMA/CD and MAC protocols.
1000Base-T has a maximum length of 3000 meters using Single-mode Fiber-Optic
cables.
2.7.4 Boot ROM BIOS
The V7865 supports booting on the front panel GbE ports using a ROM Ethernet
BIOS. Refer to Appendix C: Remote Booting for more information on remote
Ethernet booting.
High-resolution graphics and multimedia-quality video are supported on the
V7865 using the 945GM/945GME (GMCH) chipset internal graphics controller.
Screen resolutions up to 1,600 x 1,200 x 256 colors (single view mode) are
supported by the graphics adapter
Not all SVGA monitors support resolutions and refresh rates beyond 640 x 480 at 85 Hz.
Do not attempt to drive a monitor to a resolution or refresh rate beyond its capability.
2.9 Digital Visual Interface (DVI-D)
The V7865 supports a Digital Visual Interface - Digital that provides a high-speed
digital connection for visual data types that are display technology independent.
DVI-D is a display interface developed in response to the proliferation of digital
flat-panel displays.
DVI-D uses Silicon Image's PanelLink, a high-speed serial interface that uses
Transition Minimized Differential Signaling (TMDS) to send data to the monitor.
The DFP and VESA Plug and Display interfaces also use PanelLink. For this
reason, DVI-D can work with these previous interfaces by using adapter cables
(depending on the signal quality of the adapter.)
DVI-D also supports the VESA Display Data Channel (DDC) and the Extended
Display Identification Data (EDID) specifications. DDC is a standard
communications channel between the display adapter and monitor. EDID is a
standard data format containing monitor information such as vendor
information, monitor timing, maximum image size, and color characteristics.
EDID information is stored in the display and is communicated over the DDC.
EDID and DDC enable the system, display and graphics adapter to communicate
so that the system can be configured to support specific features available in the
display.
DVI-D can be accessed via GE Intelligent Platforms’
ACC-0602RC/ACC-0603RC rear transition module.
The V7865 provides a dual Universal Serial Bus (USB) connection on the front
panel and two USB interface ports out the VME P2 connector. The onboard USB
controller supports the standard USB interface Rev. 2.0.
The USB Host Controller moves data between system memory and the USB by
processing and scheduling data structures. The controller executes the scheduled
lists, and reports status back to the system.
GE Intelligent Platforms’ V7865 features additional capabilities beyond those of a
typical desktop computer system. The unit provides four software-controlled,
general-purpose timers along with a programmable Watchdog Timer for
synchronizing and controlling multiple events in embedded applications. The
V7865 also provides a bootable CompactFlash system and 32 KByte of nonvolatile SRAM. Also, the V7865 supports an embedded intelligent VME bridge to
allow compatibility with the most demanding VME applications. These features
make the unit ideal for embedded applications, particularly where standard hard
drives and floppy disk drives cannot be used.
3.1 VME Bridge
In addition to its PC/AT functions, the V7865 has the following VME features:
The Tundra Tsi148 allows VME to run at a bandwidth of up to 320 MByte/s along
the full length of a 21-slot backplane. This increases the performance in the
following ways:
• 2eSST VME transfers
• 8x faster than the 40 MByte/s transfer rate of VME64
• 3x faster than a multi-domain, 64-bit/66 MHz CompactPCI bus
• Broadcast Mode support for sending data to multiple cards at one time
Other standard features include:
• Legacy protocol support
• User-configured interrupter
• User-configured interrupt handler
• Full VME system controller functionality
• Two programmable DMA controllers
• System Controller auto detection
The V7865 VME interface is based on the high performance PCIX-to-VME
interface from the Tundra Tsi148. Providing a 64-bit bus width capable of
operating at 100 MHz, the Tundra Tsi148 uses PCI-X version 2.0 mode 1. Tsi148 is
fully compliant with both 2eSST and VME64 Extension standards.
The functions and programming of the Tsi148-based VME interface are addressed
in detail in the Tsi148 PCI/X-to-VME Bus Bridge User Manual.
3.1.1 PCI-X To VME Bridge (Tsi148) Software Guidelines
Programmers writing code or using GE Intelligent Platforms Board Support
Packages for the Tsi148 Bridge as used on the V7865 single board computer, must
be aware of requirements of the Tsi148 based PCI-X to VME architecture.
The V7865 PCI-X to VME Interface uses the Tundra Tsi148 2eSST Bridge. This
architecture interfaces the VME to the onboard SBC PCI-X bus. In doing so, the
user must be aware of the following guidelines as related to Software
programming of the Tsi148:
Shared V7865 Memory: Any V7865 DRAM memory made available to another
VME master through the Tsi148 is subject to dead lock that may cause a VME bus
error unless specific precautions are taken. If onboard DRAM memory is slaved to
the VME, and a program on the V7865 with slaved memory attempts to write
(from the processor) to the VME through the Tsi148, then the user must first
request ownership of the VME through the Device Wants Bus (DWB) Bit in the
Tsi148, and be granted the VME, prior to doing writes to the Tsi148. (Note, please
see the Tsi148 Manual and Errata regarding the requirements to use the DWB bit
of the Tsi148). The user may also implement other methods of gaining ownership
of the VME, such as Tsi148 semaphores. But, regardless of the method used, when
using shared memory, the user must gain exclusive VME ownership prior to
generating asynchronous VME writes.
Extremely Long VME Slave Response Time: VME slave devices (or VME BERR
conditions) that have a DTAK (or BERR) response time of greater than 16μs can
cause Bridge Ordering rule issues with intermixed reads and writes through the
Tsi148. If the SBC user wishes to do an extended number (larger than the depth of
the Tsi148 write post buffer) of consecutive writes from the processor to the VME
through the Tsi148, and those writes can be intermixed with reads from another
task, then the user must verify that all slaves within the system have DTACK
response time of less than 16μs, and that the VME BERR timer of the system is set
to 16μs max. Also it is suggested that prior to doing any large VME transfer, the
users should first request ownership of the VME through the DWB Bit in the
Tsi148, and be granted the VME, prior to doing writes to the Tsi148. (Note, please
see the Tsi148 Manual and Errata regarding the requirements to use the DWB bit
of the Tsi148). The user may also implement other methods of gaining ownership
of the VME, such as Tsi148 semaphores. But, regardless of the method used, when
generating an extended number of consecutive processor to VME writes (larger
than the depth of the Tsi148 write post buffer), the user must gain exclusive VME
ownership prior to generating these asynchronous VME writes.
NOTE
Failure to implement the procedures outlined above may cause some system implementations to
lockup or generate unwanted VME errors.
1. The MAX6659 senses the CPU and its own temperature remotely for
ambient/chassis/room temperature. The MAX6659 can be monitored and
controlled on the SMBus at one of three addresses through an address pin.
This allows the user to monitor and set up the three alarm outputs: (ALERT
OVERT1
contact them directly at: 1-888-629-4642, or visit Maxim’s website at
www.maxim-ic.com.
2. The LM75 senses the SODIMM/RAM temperature.
For more information on the LM75 digital Temperature Sensor, go to their
website: http://www.national.com/mpf/LM/LM75.html.
3. The MAX1805 senses the two Ethernet controllers; Intel 82571 dual GByte
controllers at the front panel dual Ethernet and the rear VITA 41.3 dual
Ethernet. For more information, call 1-888-629-4642, or visit Maxim’s
website at www.maxim-ic.com.
The three sensors described above can be monitored and controlled on the
SMBus. The SMBus controller used to access these temperature sensors is part of
the Intel 945GME ICH7, 82801GHM. It can be accessed as a PCI device with the
vendor ID 0x8086 (Intel) and the device ID 0x27DA (SMBus Controller).
and OVERT2). For more information on the Maxim MAX6659,
,
For more detailed information regarding the ICH7 device 31, function 3, see the
ICH7 data sheet at http://www.intel.com/assets/pdf/datasheet/307013.pdf, pages
583-599.
4. Lastly, there is an internal-to-the-CPU temperature sensor (see page 89 of
the "Intel Core Duo Processor and Intel Core Solo Processor on 65 nm
Process" Datasheet at http://download.intel.com/design/mobile/datashts/
The V7865 provides non-volatile RAM (NVRAM), Timers and a Watchdog Timer
via the PCI bus. These functions are required for embedded and real time
applications. The PCI configuration space of these embedded functions are shown
below.
Table 3-1 PCI Configuration Space Registers
31161500Register Address
Device ID 6504Vendor ID 114A00h
StatusCommand04h
BISTHeader TypeLatency TimerCache Line Size0Ch
PCI Base Address 0 for Memory-Mapped 32KB NVRAM (BAR0)10h
PCI Base Address 1 for Memory-Mapped Watchdog and other timers (BAR1)14h
Subsystem ID 7865Subsystem Vendor ID 114A2Ch
Max_LatMin_gntInterrupt PinInterrupt Line3Ch
Class CodeRevision ID08h
Reserved18h
Reserved1Ch
Reserved20h
Reserved24h
Reserved28h
Reserved30h
Reserved34h
Reserved38h
The “Device ID” field indicates that the device is for VME products (00) and
indicates the supported embedded feature set.
The “Vendor ID” and “Subsystem Vendor ID” fields indicate GE Intelligent
®
Platforms’ PICMG
assigned Vendor ID (114A).
The “Subsystem ID” field indicates the model number of the product (7865).
NOTE
V7865 boards with the 3 GByte memory option will begin to lose access to the physical memory if
more than 128 MByte is chosen for VME.
The V7865 provides four user-programmable timers (two 16-bit and two 32-bit)
which are completely dedicated to user applications and are not required for any
standard system function. Each timer is clocked by independent generators with
selectable rates of 2 MHz, 1 MHz, 500 kHz and 250 kHz. Each timer may be
independently enabled and each is capable of generating a system interrupt on
timeout.
Events can be timed by either polling the timers or enabling the interrupt
capability of the timer. A status register allows for application software to
determine which timer is the cause of any interrupt.
3.3.2 Timer Control Status Register 1 (TCSR1)
The timers are controlled and monitored via the Timer Control Status Register 1
(TCSR1) located at offset 0x00 from the address in BAR2. The mapping of the bits
in this register are as follows:
Table 3-2 Timer Control Register 1 (TCSR 1)
FieldBitsRead or Write
Timer 1 Caused IRQTCSR1[0]R/W
Timer 1 EnableTCSR1[1]R/W
Timer 1 IRQ EnableTCSR1[2]R/W
Timer 1 Clock SelectTCSR1[4..3]R/W
Timer 2 Caused IRQTCSR1[8]R/W
Timer 2 EnableTCSR1[9]R/W
Timer 2 IRQ EnableTCSR1[10]R/W
Timer 2 Clock SelectTCSR1[12..11]R/W
Timer 3 Caused IRQTCSR1[16]R/W
Timer 3 EnableTCSR1[17]R/W
Timer 3 IRQ EnableTCSR1[18]R/W
Timer 3 Clock SelectTCSR1[20..19]R/W
Timer 4 Caused IRQTCSR1[24]R/W
Timer 4 EnableTCSR1[25]R/W
Timer 4 IRQ EnableTCSR1[26]R/W
Timer 4 Clock SelectTCSR1[28..27]R/W
ReservedAll Other BitsR/W
All of these bits default to “0” after system reset.
Each timer has an independently selectable clock source which is selected by the
bit pattern in the “Timer x Clock Select” field as follows:
Each timer can be independently enabled by writing a “1” to the appropriate
“Timer x Enable” field. Similarly, the generation of interrupts by each timer can
be independently enabled by writing a “1” to the appropriate “Timer x IRQ
Enable” field.
If an interrupt is generated by a timer, the source of the interrupt may be
determined by reading the “Timer x Caused IRQ” fields. If the field is set to “1,”
then the respective timer caused the interrupt. Note that multiple timers can
cause a single interrupt. Therefore, the status of all timers must be read to ensure
that all interrupt sources are recognized.
A particular timer interrupt can be cleared by writing a “0” to the appropriate
“Timer x Caused IRQ” field. Alternately, a write to the appropriate Timer x IRQ
Clear (TxIC) register will also clear the interrupt. When clearing the interrupt
using the “Timer x Caused IRQ” fields, note that it is very important to ensure
that a proper bit mask is used so that other register settings are not affected. The
preferred method for clearing interrupts is to use the “Timer x IRQ Clear”
registers described on page 48.
3.3.3 Timer Control Status Register 2 (TCSR2)
The timers are also controlled by bits in the Timer Control Status Register 2
(TCSR2) located at offset 0x04 from the address in BAR2. The mapping of the bits
in this register are as follows:
Table 3-4 Timer Control Status Register 2 (TCSR2)
FieldBitsRead or Write
Read Latch SelectTCSR2[0]Read/Write
ReservedAll Other BitsRead/Write
All of these bits default to “0” after system reset.
The “Read Latch Select” bit is used to select the latching mode of the
programmable timers. If this bit is set to “0,”then each timer output is latched
upon a read of any one of its addresses. For example, a read to the TMRCCR12
register latches the count of timers 1 and 2. A read to the TMRCCR3 register
latches the count of timer 3. This continues for every read to any one of these
registers. As a result, it is not possible to capture the values of all four timers at a
given instance in time. However, by setting this bit to “1”, all four timer outputs
will be latched only on reads to the Timer 1 & 2 Current Count Register
(TMRCCR12). Therefore, to capture the current count of all four timers at the
same time, perform a read to the TMRCCR12 first (with a 32-bit read), followed
by a read to TMRCCR3 and TMRCCR4. The first read (to the TMRCCR12
register) causes all four timer values to be latched at the same time. The
subsequent reads to the TMRCCR3 and TMRCCR4 registers do not latch new
count values, allowing the count of all timers at the same instance in time to be
obtained.
Timers 1 & 2 are 16-bits wide and obtain their load count from the Timer 1 & 2
Load Count Register (TMRLCR12), located at offset 0x10 from the address in
BAR2. The mapping of bits in this register are as follows:
When either of these fields are written (either by a single 32-bit write or separate
16-bit writes), the respective timer is loaded with the written value on the next
rising edge of the timer clock, regardless of whether the timer is enabled or
disabled. The value stored in this register is also automatically reloaded on
terminal count (or timeout) of the timer.
3.3.5 Timer 3 Load Count Register (TMRLCR3)
Timer 3 is 32-bits wide and obtains its load count from the Timer 3 Load Count
Register (TMRLCR3), located at offset 0x14 from the address in BAR2. The
mapping of bits in this register are as follows:
Table 3-6 Timer 3 Load Count Register (TMRLCR3)
FieldBitsRead or Write
Timer 3 Load CountTMRLCR3[31..0]Read/Write
When this field is written, Timer 3 is loaded with the written value on the next
rising edge of the timer clock, regardless of whether the timer is enabled or
disabled. The value stored in this register is also automatically reloaded on
terminal count (or timeout) of the timer.
3.3.6 Timer 4 Load Count Register (TMRLCR4)
Timer 4 is 32-bits wide and obtains its load count from the Timer 4 Load Count
Register (TMRLCR4), located at offset 0x18 from the address in BAR2. The
mapping of bits in this register are as follows:
Table 3-7 Timer 4 Load Count Register (TMRLCR4)
FieldBitsRead or Write
Timer 4 Load CountTMRLCR4[31..0]Read/Write
When this field is written, Timer 4 is loaded with the written value on the next
rising edge of the timer clock, regardless of whether the timer is enabled or
disabled. The value stored in this register is also automatically reloaded on
terminal count (or timeout) of the timer.
3.3.7 Timer 1 & 2 Current Count Register (TMRCCR12)
The current count of timers 1 & 2 may be read via the Timer 1 & 2 Current Count
Register (TMRCCR12), located at offset 0x20 from the address in BAR2. The
mapping of bits in this register are as follows:
Table 3-8 Timer 1 & 2 Current Count Register (TMRCCR12)
FieldBitsRead or Write
Timer 2 CountTMRCCR12[31..16]Read Only
Timer 1 CountTMRCCR12[15..0]Read Only
When either field is read, the current count value is latched and returned. There
are two modes that determine how the count is latched depending on the setting
of the “Read Latch Select” bit in the WDT Control Status Register (CSR2). See the
CSR2 register description for more information on these two modes.
3.3.8 Timer 3 Current Count Register (TMRCCR3)
The current count of Timer 3 may be read via the Timer 3 Current Count Register
(TMRCCR3), located at offset 0x24 from the address in BAR2. The mapping of
bits in this register are as follows:
Table 3-9 Timer 3 Current Count Register (TMRCCR3)
FieldBitsRead or Write
Timer 3 CountTMRCCR3[31..0]Read Only
When this field is read, the current count value is latched and returned. There are
two modes that determine how the count is latched depending on the setting of
the “Read Latch Select” bit in the WDT Control Status Register (CSR2). See the
CSR2 register description for more information on these two modes.
3.3.9 Timer 4 Current Count Register (TMRCCR4)
The current count of Timer 4 may be read via the Timer 4 Current Count Register
(TMRCCR4), located at offset 0x28 from the address in BAR2. The mapping of
bits in this register are as follows:
Table 3-10 Timer 4 Current Count Register (TMRCCR4)
FieldBitsRead or Write
Timer 4 CountTMRCCR4[31..0]Read Only
When this field is read, the current count value is latched and returned. There are
two modes that determine how the count is latched depending on the setting of
the “Read Latch Select” bit in the WDT Control Status Register (CSR2). See the
CSR2 register description for more information on these two modes.
3.3.10 Timer 1 IRQ Clear (T1IC)
The Timer 1 IRQ Clear (T1IC) register is used to clear an interrupt caused by
Timer 1. Writing to this register, located at offset 0x30 from the address in BAR2,
causes the interrupt from Timer 1 to be cleared. This can also be done by writing a
“0” to the appropriate “Timer x Caused IRQ” field of the timer Control Status
Register (CSR1). This register is write only and the data written is irrelevant.
The Timer 2 IRQ Clear (T2IC) register is used to clear an interrupt caused by
Timer 2. Writing to this register, located at offset 0x34 from the address in BAR2,
causes the interrupt from Timer 2 to be cleared. This can also be done by writing a
“0” to the appropriate “Timer x Caused IRQ” field of the timer Control Status
Register (CSR1). This register is write only and the data written is irrelevant.
3.3.12 Timer 3 IRQ Clear (T3IC)
The Timer 3 IRQ Clear (T3IC) register is used to clear an interrupt caused by
Timer 3. Writing to this register, located at offset 0x38 from the address in BAR2,
causes the interrupt from Timer 3 to be cleared. This can also be done by writing a
“0” to the appropriate “Timer x Caused IRQ” field of the timer Control Status
Register (CSR1). This register is write only and the data written is irrelevant.
3.3.13 Timer 4 IRQ Clear (T4IC)
The Timer 4 IRQ Clear (T4IC) register is used to clear an interrupt caused by
Timer 4. Writing to this register, located at offset 0x3C from the address in BAR2,
causes the interrupt from Timer 4 to be cleared. This can also be done by writing a
“0” to the appropriate “Timer x Caused IRQ” field of the timer Control Status
Register (CSR1). This register is write only and the data written is irrelevant.
The V7865 provides a programmable Watchdog Timer (WDT) which can be used
to reset the system if software integrity fails.
3.4.2 WDT Control Status Register (WCSR)
The WDT is controlled and monitored by the WDT Control Status Register
(WCSR) which is located at offset 0x08 from the address in BAR2. The mapping of
the bits in this register are as follows:
Table 3-11 WDT Control Status Register (WCSR)
FieldBitsRead or Write
SERR/RST SelectWCSR[16]Read/Write
WDT Timeout SelectWCSR[10..8]Read/Write
WDT EnableWCSR[0]Read/Write
All of these bits default to “0” after system reset. All other bits are reserved.
The “WDT Timeout Select” field is used to select the timeout value of the
Watchdog Timer as follows
Table 3-12 WDT Timeout Select Field
TimeoutWCSR[10]WCSR[9]WCSR[8]
135 s000
33.6 s001
2.1 s010
524 ms011
262 ms100
131 ms101
32.768 ms110
2.048 ms111
The “SERR/RST Select” bit is used to select whether the WDT generates an SERR#
on the local PCI bus or a system reset. If this bit is set to “0”, the WDT will
generate a system reset. Otherwise, the WDT will make the local PCI bus SERR#
signal active.
The “WDT Enable” bit is used to enable the Watchdog Timer function. This bit
must be set to “1” in order for the Watchdog Timer to function. Note that since all
registers default to zero after reset, the Watchdog Timer is always disabled after a
reset. The Watchdog Timer must be re-enabled by the application software after
reset in order for the Watchdog Timer to continue to operate. Once the Watchdog
Timer is enabled, the application software must refresh the Watchdog Timer
within the selected timeout period to prevent a reset or SERR# from being
generated. The Watchdog Timer is refreshed by performing a write to the WDT
Keepalive register (WKPA). The data written is irrelevant.
When enabled, the Watchdog Timer is prevented from resetting the system by
writing to the WDT Keepalive Register (WKPA) located at offset 0x0C from the
address in BAR2 within the selected timeout period. The data written to this
location is irrelevant.
3.5 CompactFlash
The V7865 features an optional onboard CompactFlash mass storage system with
a capacity of up to 4 GByte. This CompactFlash appears to the user as an
intelligent ATA (IDE) disk drive with the same functionality and capabilities as a
“rotating media” IDE hard drive. The V7865 BIOS includes an option to allow the
board to boot from the CompactFlash.
The CompactFlash resides on the V7865 as an IDE bus primary device.
3.6 Remote Ethernet Booting
The V7865 is capable of booting from a server using the 10/100/1000 Mbit Ethernet
ports over a network utilizing the Intel Boot Agent. The Intel Boot Agent gives
you the ability to remotely boot the V7865 using the PXE protocol. The Ethernet
must be connected through one of the front panel (RJ45) connectors to boot
remotely. This feature allows users to create systems without the worry of disk
drive reliability, or the extra cost of adding CompactFlash drives. See Appendix C: Remote Booting for setup details.
BootWare
Features:
• PXE boot support
• Unparalleled boot sector virus protection
• Detailed boot configuration screens
• Optional disabling of local boots
• Dual-boot option lets users select network or local booting
This device complies with Part 15 of the FCC Rules. Operation is subject to the
following two conditions: (1) this device may not cause harmful interference, and
(2) this device must accept any interference received, including interference that
may cause undesired operation.
FCC Class A
NOTE
This equipment has been tested and found to comply with the limits for a Class A digital device,
pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection
against harmful interference when the equipment is operated in a commercial environment. This
equipment generates, uses, and can radiate radio frequency energy and, if not installed and used
in accordance with the instruction manual, may cause harmful interference to radio
communications. Operation of this equipment in a residential area is likely to cause harmful
interference in which case the user will be required to correct the interference at his own expense.
NOTE
Changes or modifications not expressly approved by the party responsible for compliance could
void the user's authority to operate the equipment.
Canadian Regulations
The V7865 Class A digital apparatus complies with Canadian ICES-003.
NOTE
Any equipment tested and found compliant with FCC Part 15 for unintentional radiators or
EN55022 (previously CISPR 22) satisfies ICES-003.
The V7865 VME SBC has several connectors for its I/O ports. Wherever possible,
the V7865 uses connectors and pinouts typical for any desktop PC. This ensures
maximum compatibility with a variety of systems.
Connector diagrams in this appendix are generally shown in a natural orientation
with the controller board mounted in a VME chassis.
J21 connector is available on the Commercial Option boards only. This connector
provides support for the GE Intelligent Platforms’ PMC237CM1/V expander card
(sold separately). The expander card is a 6U form factor board that adds three
PMC slots or two PMC slots and one PCMCIA/CardBus socket.
Figure A-2 and Table A-1 show the pin assignments for the VME connectors. Note
that only Row B of connector P2 is used; all other pins on P2 are reserved and
should not be connected.
Figure A-2 VME Connector Diagram (P1/P2)
32
P2
Row
32
D
C
B
A
Z
1
P1
WARNING
The V7865 board should not be used with IDE rear cabling that is
compatible with any VME-74xx boards, except for the VME-7469, which
supports SATA.
A single serial port interface is provided on the front panel of the board using an
RJ45 style shielded connector. See Figure A-1 on page 56for its position on the
board. This connector meets the specifications for RS232 or RS422.
Figure A-4 Serial Connector Pinout (J35)
COM 1 Connector
RS232 (Default)
PinRS232 Signal
1DCD
2RTS
3GND (jumper)
4TXD
5RXD
6GND (jumper)
7CTS
8DTR
A.5 USB Connectors (J29/J30)
The USB 2.0 ports use an industry standard four-position shielded connector.
Figure A-5 shows the diagram and pinout of the USB connectors.
The SVGA port on the V7865 is controlled by the Intel 945GM/945GME Express
GMCH. The GMCH is hardware and BIOS compatible with the industry SVGA
and digital video standards supporting both VESA high-resolution and extended
video modes. The graphics video modes supported by the GMCH video
controller for analog monitors are shown in Table 2-6 on page 39.
Figure A-6 SVGA Connector (J28)
Not all SVGA monitors support resolutions and refresh rates beyond 640 x 480 at
85 Hz. Do not attempt to drive a monitor to a resolution or refresh rate beyond its
capability.
S
V
G
A
A.7 Ethernet Connector Pinout (J32/J33)
The pinout and diagram for the GbE connectors are shown in Figure A-7.
The PCI Mezzanine Card (PMC) carries the same signals as the PCI standard;
however, the PMC standard uses a completely different form factor. Tables A-4
through A-7 are the pinouts for the PMC connectors (J11, J12, J13 and J14).
This appendix gives a brief description of the setup options in the system BIOS.
Due to the custom nature of GE Intelligent Platforms’ Single Board Computers,
your BIOS options may vary from the options discussed in this appendix.
AMI refers to their BIOS setup screens as ezPORT.
To Access the First Boot setup screen press the
To access the ezPORT setup screens, press the
These setup screens have two main areas. The left frame displays all the options
that can be configured. “Grayed-out” options cannot be configured. Options in
blue can be configured. The right frame displays the key legend. Above the key
legend is an area reserved for a text message. When an option is selected in the
left frame, it is highlighted in white and a text message in the right frame gives a
brief description of the option.
B.1 Popup Boot Menu
If the user wishes to boot from a device not currently selected as the first device in
the boot list in setup, there is a shortcut to avoid entering setup to change the list.
The user can press F11 from power-up until the boot menu appears. This menu
lists all currently enabled boot devices (such as hard drives, enabled network
controller option ROMs, USB flash drives or other USB bootable devices). The
user selects the desired boot device and the system attempts to boot from that
device. If the Onboard Devices (see Chipset Setup on page 74) are not enabled, they
do not appear in the boot menu.
F11
key at the beginning of boot.
DEL
key at the beginning of boot.
NOTE
This is a one-time request; the setup-defined boot order is not changed for subsequent boots. Note
also that if some devices are not bootable (such as a USB drive, or a USB floppy with a nonbootable disk), the system will not attempt to use another boot device.
This feature is useful when installing from a bootable disk. For example, when
installing Windows XP from a CD, enter the Popup Boot menu and use the arrow
keys to highlight ATAPI CD-ROM Drive. Press
If you have trouble accessing this feature, disable the QuickBoot Mode in the Boot
BIOS setup screen. Exit, saving changes and retry accessing the Popup Boot
menu.
The Main menu reports the BIOS revision, processor type and clock speed, and
allows the user to set the system’s clock and calendar. Use the left and right arrow
keys to select other screens.
Below is a sample of the Main screen. The information displayed on your screen
will reflect your actual system.
BIOS SETUP UTILITY
MainAdvancedPCIPnPBootSecurityChipsetExit
System OverviewUse [Enter], [TAB]
AMIBIOS
Version : 08.00.13
Build Date : 02/28/07
ID : 07865_003
Processor
Type : Genuine Intel(R) CPU L2400@
Speed : 1666MHz
Count: 1
System Memory
Size : 3064MB
System Time [11:39:40]
System Date [Fri 03/02/2007]
v02.59 (C) Copyright 1985-2005, American Megatrends, Inc.
Or [SHIFT-TAB] to
Select a field.
Use [+] or [-] to
Configure system
Time.
←→ Select Screen
↑↓Select Item
+-Change Field
TabSelect Field
F1General Help
F10Save and Exit
ESCExit
NOTE
Options shown may not be available on your system.
The Advanced BIOS Setup menu allows the user to configure some CPU settings,
the IDE bus, SCSI devices, other external devices and internal drives.
Select the Advanced tab from the ezPORT setup screen to enter the Advanced
BIOS Setup screen. You can select the items in the left frame of the screen, such as
SuperIO Configuration, to go to the sub menu for that item. You can display an
Advanced BIOS Setup option by highlighting it using the <Arrow> keys. A
sample of the Advanced BIOS Setup screen is shown below; options in your
system may be different from those shown.
NOTE
Changes in this screen can cause the system to malfunction. If problems are noted after changes
have been made, reboot the system and access the BIOS. From the Exit menu select ‘
Defaults
Chapter One for instructions on clearing the CMOS.
’ and reboot the system. If the system failure prevents access to the BIOS screens, refer to
Load Failsafe
BIOS SETUP UTILITY
Main
Advanced SettingsConfigure CPU.
WARNING: Setting wrong values in below sections
may cause system to malfunction.
Included in this screen is the control of internal peripheral cards, as well as
various interrupts and DMA channels. From this menu, the user can also
determine if the system’s plug-and-play is enabled or disabled.
Below is a sample screen of the PCI/PnP menu.
NOTE
Changes in this screen can cause the system to malfunction. If problems are noted after changes
have been made, reboot the system and access the BIOS. From the Exit menu select ‘
Defaults
’ and reboot the system. If the system failure prevents access to the BIOS screens, refer to
Chapter One for instructions on clearing the CMOS.
BIOS SETUP UTILITY
MainAdvanced
Advanced PCI/PnP SettingsNO: lets the BIOS
WARNING: Setting wrong values in below sections
Clear NVRAM [No]
Plug & Play O/S[No]
PCI Latency Timer[64]
Allocate IRQ to PCI VGA[Yes]
Palette Snooping[Disabled]
PCI IDE BusMaster[Enabled]
OffBoard PCI/ISA IDE Card[Auto]
may cause system to malfunction.
PCIPnPBootSecurityChipsetExit
configure all the
devices in the system.
YES: lets the
operating system
configure Plug and
Play (PnP) devices not
required for boot if
your system has a Plug
and Play operating
system.
Use the Boot Setup menu to set the priority of the boot devices, including booting
from a remote network. The devices shown in this menu are the bootable devices
detected during POST. If a drive is installed that does not appear, verify the
hardware installation. Also available in this screen are ‘Boot Settings’ which allow
the user to set how the basic system will act, for example, support for PS/2 mouse
and whether to use ‘Quick Boot’ or not.
BIOS SETUP UTILITY
MainAdvancedPCIPnP
BootSecurityChipsetExit
Boot SettingsConfigure Settings
Boot Settings Configuration
Boot Device Priority
Removable Drives
v02.59 (C) Copyright 1985-2005, American Megatrends, Inc.
During System Boot.
←→Select Screen
↑↓Select Item
Enter Go to Sub Screen
F1General Help
F10Save and Exit
ESCExit
NOTE
Options shown may not be available on your system.
The ezPORT setup provides both a Supervisor and a User password. If you use
both passwords, the Supervisor password must be set first.
The system can be configured so that all users must enter a password every time
the system boots or when ezPORT setup is executed, using either the Supervisor
password or the User password.
BIOS SETUP UTILITY
MainAdvancedPCIPnPBoot
Security SettingsInstall or Change the
Supervisor Password :Not Installed
User Password:Not Installed
Change Supervisor Password
Change User Password
Clear User Password
Boot Sector Virus Protection[Disabled]
Hard Disk Security
SecurityChipsetExit
password.
←→Select Screen
↑↓Select Item
Enter Change
F1General Help
F10Save and Exit
ESCExit
v02.59 (C) Copyright 1985-2005, American Megatrends, Inc.
NOTE
Options shown may not be available on your system.
To reset the security in the case of a forgotten password you must drain the
NVRAM and reconfigure.
To clear the CMOS password:
• Turn off power to the unit.
• Momentarily short pins of E11 for approximately five seconds.
• Power up the unit.
When power is reapplied to the unit, the CMOS password will be cleared.
Select the various options for chipsets located in the system (for example, the CPU
configuration and configurations for the North and South Bridge). The settings
for the chipsets are processor dependent and care must be used when changing
settings from the defaults set at the factory. Below is a sample of the Chipset Setup
screen. The actual options on your system may vary.
NOTE
Changes in this screen can cause the system to malfunction. If problems are noted after changes
have been made, reboot the system and access the BIOS. From the Exit menu select ‘
Defaults
’ and reboot the system. If the system failure prevents access to the BIOS screens, refer to
Chapter One for instructions on clearing the CMOS.
Select the Exit tab from the ezPORT setup screen to enter the Exit BIOS Setup
screen. You can display an Exit BIOS Setup option by highlighting it using the
<Arrow> keys. The Exit BIOS Setup screen is shown below.
BIOS SETUP UTILITY
MainAdvancedPCIPnPBootSecurityChipset
Exit
Exit OptionsExit system setup
Save Changes and Exit
Discard Changes and Exit
Discard Changes
Load Optimal Defaults
Load Failsafe Defaults
v02.59 (C) Copyright 1985-2005, American Megatrends, Inc
after saving the
changes.
F10 key can be used
For this operation
←→ Select Screen
↑↓ Select Item
Enter Go to Sub
Screen
F1 General Help
F10 Save and Exit
ESC Exit
.
NOTE
Options shown may not be available on your system.
If changes have previously been made in the BIOS and the system malfunctions,
reboot the system and access this screen. Select ‘Load Failsafe Defaults’ and
continue the reboot.
The V7865 currently includes a Boot-from-LAN BIOS option which allows the
SBC to be booted from a network.
The older versions of the V7865 include a Managed PC Boot Agent (MBA) option
which allows the V7865 to be booted from a network.
This appendix describes the procedures to enable these options and to select a
LAN connection as the boot device.
C.1 Boot-from-LAN BIOS Option
There are two methods of enabling Remote Booting. The first method is the First
Boot menu. The second is the Boot menu from the BIOS Setup Utility.
C.1.1 First Boot Menu
Press
F11
at the very beginning of the boot cycle, which will access the First Boot
menu. Selecting Network: IBA LAN to boot from the LAN in this screen applies to
the current boot only. At the next reboot the V7865 will revert back to the setting
in the Boot menu.
Table C-1 First Boot Menu
Please select boot device:
st
Floppy Drive
1
(Hard Drive)
Network: IBA LAN 1
Network: IBA LAN 2
↑ and ↓ to move selection
Enter to select boot device
ESC to boot using defaults
Using the arrow keys, highlight Network: IBA LAN, and press the
continue with the system boot.
The second method of selecting the Boot-from-LAN BIOS option is to press the
DEL
key during system boot. This will access the BIOS Setup Utility. Select the Boot
menu and then select the Boot Device Priority sub-menu. Use the arrow keys to
highlight the Network:IBA LAN 1 option. Repeat entering <+> until the desired
Network port is at the top of the list.
F10
Press
The system will boot from this connection until it is changed in the BIOS Setup Utility.
Table C-2 Boot-from-LAN BIOS Boot Menu
to Save and Exit, and the computer will then restart the system bootup.
BIOS SETUP UTILITY
Boot
Boot Device PrioritySpecifies the boot
1st Boot Device
2nd Boot Device
3rd Boot Device
[Network:IBA LAN 1]
[Hard Drive]
[Network:IBA LAN 2]
sequence from the
available devices.
←→Select Screen
↑↓Select Item
+-Go to Sub Screen
F1General Help
F10Save and Exit
ESCExit
C.1.3 BIOS Features Setup
After the Intel Boot Agent has been enabled, the following information will
appear at the top of the screen.
Initializing Intel (R) Boot Agent GE v1.2.40
PXE 2.1 Build 085 (WfM2.0)
Press Ctrl+S to enter Setup Menu...
Once you press CTRL-S, the Boot Agent setup menu will appear. PXE is the boot
option available on the V7865. You can change the settings for the Setup Prompt
and Setup Menu Wait Time. You can either enable or disable the prompt, and you
can set the amount of wait time for the setup menu.
There are two methods of enabling the Managed PC Boot Agent option. The first
method is the First Boot menu. The second is the Boot menu from the BIOS Setup
Utility.
C.2.1 First Boot Menu
Press
F11
at the very beginning of the boot cycle, which will access the First Boot
menu. Selecting Managed PC Boot Agent (MBA) to boot from the LAN in this
screen applies to the current boot only. At the next reboot the V7865 will revert
back to the setting in the Boot menu.
Table C-1 Intel Boot Agent First Boot Menu
Please select boot device:
st
1
Floppy Drive
(Hard Drive)
MBA UNDI (Bus2 Slot5)
MBA UNDI (Bus2 Slot5)
↑ and ↓ to move selection
Enter to select boot device
ESC to boot using defaults
Using the arrow keys, highlight Managed PC Boot Agent (MBA), and press the
The second method of enabling the Managed PC Boot Agent option is to press the
DEL
key during system boot. This will access the BIOS Setup Utility. Advance to
the Boot menu, and to the Boot Device Priority sub-menu. Use the arrow keys to
highlight the Managed PC Boot Agent (MBA) option. Repeat entering <+> until the
desired MBA is at the top of the list.
ENTER
Advance to the Exit menu, select Exit Saving Changes and press
system prompts for confirmation, press Ye s . The computer will then restart the
system bootup.
+-Go to Sub Screen
F1General Help
F10Save and Exit
ESCExit
. When the
NOTE
Options shown may not be available on your system.
C.2.3 BIOS Features Setup
After the Managed PC Boot Agent has been enabled, there are several boot
options available to the user. These options are RPL (default), TCP/IP, Netware
and PXE. The proceeding screen shots show the defaults for each boot method.
RPL Menu
Table C-3 RPL Default Settings
Argon Managed PC Boot Agent (MBA) v4.00 (BIOS Integrated)
* indicates a trademark of GE Intelligent
Platforms, Inc. and/or its affiliates. All other
trademarks are the property of their respective
owners.
Confidential Information - This document
contains Confidential/Proprietary Information
of GE Intelligent Platforms, Inc. and/or its
suppliers or vendors. Distribution or
reproduction prohibited without permission.
THIS DOCUMENT AND ITS CONTENTS ARE
PROVIDED "AS IS", WITH NO REPRESENTATIONS
OR WARRANTIES OF ANY KIND, WHETHER
EXPRESS OR IMPLIED, INCLUDING BUT NOT
LIMITED TO WARRANTIES OF DESIGN,
MERCHANTABILITY, OR FITNESS FOR A
PARTICULAR PURPOSE. ALL OTHER LIABILITY
ARISING FROM RELIANCE UPON ANY
INFORMATION CONTAINED HEREIN IS
EXPRESSLY DISCLAIMED.
GE Intelligent Platforms
Information Centers
Americas:
1 800 322 3616 or 1 256 880 0444
Asia Pacific:
86 10 6561 1561
Europe, Middle East and Africa:
Germany+49 821 5034-0
UK+44 1327 359444
Additional Resources
For more information, please visit
the GE Intelligent Platforms Embedded
Systems web site at: