The C2K* is a 6U PICMG 2.16 compatible Single Board Computer intended for both system controller and peripheral slot applications. The board provides a CPU core, PICMG 2.16 compatible
backplane interface, and several peripheral devices/interfaces. The CPU core circuitry consists of
a Freescale MPC7448 or MPC7447A CPU operating at up to 1.4GHz, the Marvell® MV64460
PCI controller, up to 1GB of 167MHz DDR system memory, up to 512MB of boot memory, and
general support logic. An expanded feature list is below.
•6U PICMG 2.16 compatible Single Board Computer, with full hot-swap support per
PICMG 2.1.
•IPMI controller with IPMB0 serial interface, per PICMG 2.9. Peripheral and BMC functions.
•500MHz to 1.4GHz MPC7448 CPU, or 500MHz to 1.0GHz MPC7447A CPU with
Marvell MV64460 PCI Controller.
•Up to two 512MB banks of 167MHz DDR SDRAM, with ECC.
•PLX PCI 6254 PCI-to-PCI Interface for CPCI backplane.
•Two selectable 115kbps RS-232 or 2Mbps source-synchronous RS-422 ports available to
the backplane connectors.
•Six additional 460kbps source-synchronous RS-422/485 ports available to the backplane
connectors.
•Two 10/100/1000T Ethernet ports available to the backplane connector J3, wired per
PICMG 2.16.
•One 10/100/1000T Ethernet port available to the backplane J4.
•One 64-bit, PCI 33/66MHz or PCI-X 133MHz PMC site, with selectable +3.3V/+5.0V
VIO.
•One 64-bit PCI 33/66MHz PMC site with selectable +3.3V/+5.0V VIO.
•One bank of 64MB to 512MB Boot FEPROM with protected area feature.
•Three USB2.0 ports to the backplane connectors.
•One USB2.0 port to the front panel, on convection models.
•Thermal probe to monitor CPU die temperature and board ambient temperature.
Most issues can be resolved by referring to this manual. If any problems cannot be resolved,
please contact GEIP Technical Support:
If products must be returned, contact GE for a Return Material Authorization (RMA) Number.
This RMA Number must be obtained prior to any return.
RMA request forms can be obtained from:
www.ge-ip.com/rma
GE Technical Support is available at: 1-800-433-2682 in North America,
or +1-780-401-7700 for international calls. Requests for Technical Support can be sent to:
support.huntsville.ip@ge.com
Or, visit our website:
www.ge-ip.com
1.7 Related Documents
For more information on C2K components, refer to the following documents:
•C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 Mixed Signal ISP Flash MCU Family—Silicon Laboratories Inc., Rev 1.3, August 2004
•M41T62 Serial Access Real-Time Clock with Alarms - STMicroelectronics, Rev 10.0,
November 2005
•LTC4244/LTC4244-1 Rugged, CompactPCI Bus Hot Swap Controllers—Linear Technology Corporation, 42441f, February 2004
•Maxim MAX6657/MAX6658/MAX6659 ±1°C, SMBus-Compatible Remote/Local Temperature Sensors with Overtemperature Alarms—Maxim Integrated Products, 19-2034;
Rev. 2, March 2002
Specifications
•ICMB 1.0 Rev 1.3—Intelligent Chassis Management Bus Bridge Specification, April
2003.
•IEEE Std. 802.3-2002—IEEE Standard for Information Technology- Telecommunications
and information exchange between systems- Local and metropolitan area networks - Specific requirements Part 3: Carrier sense multiple access with collision detection
(CSMD/CD) access method and physical layer specifications, March 2002.
•IEEE Std. 1101.2-1992(2001)—IEEE Standard for Mechanical Core Specifications for
Conduction-Cooled Eurocards, January 1993.
•IEEE Std. 1101.10-1996—IEEE Standard for Additional Mechanical Specifications for
Microcomputers using the IEEE Std 1101.1-1991 Equipment Practice, December 1996.
•IEEE Std. 1149.1-1990—IEEE Standard Test Access Port and Boundary Scan Architecture, June 1993.
Introduction
•IEEE Std. 1284-2000—IEEE Standard Signaling Method for a Bidirectional Parallel
Peripheral Interface for Personal Computers, September 2000.
•IEEE1386-2001—IEEE Standard for a Common Mezzanine Card (CMC) Family, June,
2001.
•IEEE1386.1-2001—IEEE Standard Physical and Environmental Layers for PCI Mezzanine Cards (PMC), June, 2001.
•IEEE Std. 802.3-2002—Part 3: Carrier Sense Multiple Access Collision Detection
(CSMA/CD) Access Method and Physical Layer Definitions, March 2002.
•Phillips Semiconductors—The I2C Specification, version 2.1, document 9398-393-40011,
January 2000.
•TIA / EIA-232-F-1997, Telecommunications Industry Association—Interface Between
Data Terminal Equipment and Data Circuit-Terminating Equipment Employing Serial
Binary Data Interchange, October 1997.
•TIA / EIA-485-F-1997, Telecommunications Industry Association—
•VITA Standards Organization, VITA 20-2001—American National Standard for Conduction Cooled PMC, August, 2001.
•VITA Standards Organization, VITA 30.1-2002—American National Standard for 2mm
Connector Practice on Conduction Cooled Euroboards, August, 2002.
•VITA Standards Organization, VITA 32-2002—Processor PMC Standard for Processor
PCI Mezzanine Cards, September 2002.
•VITA Standards Organization, VITA 39-2003—PCIX Auxiliary Standard for PMCs and
Processor PMCs, August 2003.
•Universal Serial Bus Specification, Revision 2.0, April 2000.
1. PICMG Specifications are available to PICMG members only. GEIP is not authorized to distribute copies of
these specifications. More information can be found at http://www.picmg.org.
2. VITA Specifications are available to VITA members only. GEIP is not authorized to distribute copies of these
specifications. More information can be found at http://www.vita.com.
3. Data sheets from hardware components can be downloaded from individual vendors web sites.
The C2K requires +5.0V and +3.3V from the CompactPCI backplane and Hot Swap functions
require +12V. Installed PMC modules may require ±12V.
2.4 Configurations Jumpers
The C2K provides the following configuration header/jumpers:
2.4.1 FLASH_WP# (P6)
P6 is a 2-pin Flash Write-Protect header/jumper that enables write-protection for the flash memory.
If a jumper is installed on P6, the FLASH_WP# signal is asserted preventing writes to the
flash ROM.
If a jumper is not installed on P6, the FLASH_WP# signal is de-asserted allowing writes the
flash ROM.
2.4.2 EM_BOOTSEL# (P7)
P7 is a 2-pin Emergency Boot Select header/jumper that determines which boot code the C2K will
execute after reset. Boot code provided by GEIP is stored in the upper 8MB of flash memory.
If a jumper is installed on the EM_BOOTSEL header (P7), the GEIP firmware will boot
from the GEIP provided emergency boot code stored in the Emergency Boot area of flash.
If a jumper is not installed on the EM_BOOTSEL header (P7), the firmware will jump to
user boot code area and begin executing custom boot code (see “Boot Code Selection” on page 4-3).
2.4.3 PCI VIO Select (P9, P12)
P9 and P12 are 3-pin header/jumpers that set the VIO for PCI Busses (PMC sites) at +3.3V or
+5V. P12 controls the VIO for PCI Bus 0 (PMC0) and P9 controls VIO for PCI Bus 1 (PMC1).
If a jumper is installed on pins 1 and 2, the VIO is set to +3.3V.
If a jumper is installed on pins 2 and 3, the VIO is set to +5V
P10 is a 2-pin COP Enable header/jumper that isolates the MPC7448 processor from the JTAG
Scan chain and connects the COP header (J6) to the processor to enable software debugging (see “JTAG circuitry” on page 4-18).
If a jumper is installed on P10, the on-board COP header (J6) is connected to the MCP7448
processor for software debugging.
If a jumper is not installed on P10, the COP header (J6) is disconnected from the processor.
2.4.5 C8051 Debug (P11)
P11 is a 2-pin C8051 Debug header/jumper that isolates the C8051 Microcontroller from the
JTAG Scan chain to enable IPMI software debugging.
If a jumper is installed on P11, the C8051 debugging is enabled.
If a jumper is not installed on P11, the C8051 debugging is disabled.
2.4.6 Header/Jumper Locations
For header/jumper locations, please refer to Figure 3-2 on page 3-2.
NOTE: With the exception of the PCI Bus VIO Select header/jumpers (P9 and P12), none of the
preceding header/jumpers need to have a jumper installed for C2K initial power-up.
2.5 Installation
Caution! Do not attempt to install the C2K in a backplane where the J4 connector is
bused or routed in accordance with the CompactPCI H110 specification. The C2K is
equipped with an IEC key to prevent such installation but if the backplane is not
keyed, installation is still possible.
Caution! Do not attempt to install the C2K in a Fabric slot of a PICMG 2.16 Packet
Switching Backplane. The C2K is equipped with an IEC key to prevent such
installation, but if the backplane is not keyed installation is still possible.
2.5.1 C2K C-style Installation
1. Remove the C2K from the static-safe envelope (see “E.S.D. Caution” on page 2-1).
2. Install optional PMC module(s) per manufacturers instructions (see “PMC Sites” on
page 4-14 for restrictions).
3. Configure the PMC VIO using VIO configuration jumpers P9, P12 (see “PCI VIO Select
(P9, P12)” on page 2-2).
4. Install the C2K in a 6U C-style CompactPCI-compliant chassis.
5. Slide the C2K into the slot guide, applying even pressure to the upper and lower extraction
handles. Be careful not to bend connector pins.
NOTE: The C-style C2K is Hot Swap-compliant and can be installed in and removed from
a powered-on Hot Swap-compliant chassis.
After sliding the C2K in the slot guide until the card engages the pins, wait for the blue
front-panel Hot Swap LED to turn off before closing the ejector handle switch (bottom
ejector handle).
6. Push up on the lower extraction handle and down on the upper handle to seat the CompactPCI connectors in the backplane connectors. The red tab on the extraction handles should
“click” when the board is locked into the chassis.
7. Tighten the small phillips-head screws embedded in the upper and lower extraction handles
to secure the C2K to the chassis.
8. Apply power to the chassis.
NOTE: C2K can be installed in a system controller or peripheral slot. If the C2K is not installed
in a system slot, a system controller card must be installed in the system slot to supply a PCI reference clock to C2K.
2.5.2 C2K N-style Installation
1. Remove the C2K SBC from the static-safe envelope (see “E.S.D. Caution” on page 2-1).
2. Install optional PMC module(s) per manufacturers instructions (see “PMC Sites” on page 4-14 for restrictions).
3. Configure the PMC VIO using VIO configuration jumpers P9, P12 (see “PCI VIO Select (P9, P12)” on page 2-2).
4. Install the C2K in a 6U N-style CompactPCI-compliant chassis.
5. Slide the C2K into the slot guide, applying even pressure to the upper and lower extraction
handles. Be careful not to bend connector pins.
6. Tighten upper and lower Wedge-Loks™ to 115inch/ounces using a 3/32-inch hex driver.
This secures the C2K in the system chassis and ensures proper heat conduction. Do not
overtighten.
7. Apply power to the chassis.
NOTE: C2K can be installed in a system controller or peripheral slot. If the C2K is not installed
in a system slot, a system controller card must be installed in the system slot to supply a PCI reference clock to C2K.
The C2K includes a universal boot loader (U-Boot) utility that is pre-installed in flash ROM.
U-Boot is designed to work with any operating system including Linux and VxWorks® and performs the following functions:
•Load the O/S kernel from Ethernet, user flash area, or USB
•Program the user flash
•Program the boot flash (self update)
•Load the O/S kernel from user flash
•Set the Real-Time Clock
•Save boot parameters in EEPROM
•Configure the MV64460 Memory Controller
2.6.1 Installation
The C2K is shipped with U-Boot pre-installed in flash memory.
2.6.2 Initialization
The C2K has been initialized during production and testing.
2.6.3 Commands
The following is a summary of commands the U-Boot utility uses for the C2K:
?
autoscr
base
bdinfo
bootboots default, e.g., run ‘bootcmd’
bootdboots default, e.g., run ‘bootcmd’
bootelf
bootm
bootp
bootvx
cmp
coninfo
cp
crc32
date
echo
erase
flinfo
alias for ‘help’
runs script from memory
prints or sets address offset
prints Board Info structure
boots from an ELF image in memory
boots application image from memory
boots image from the network using BootP/TFTP protocol
prints board information used by U-Boot, such as memory addresses and sizes, clock frequencies
and MAC addresses.
coninfo
C2K=> help coninfo
cp [.b, .w, .l] source target count:
displays console I/O device information.
flinfo
C2K=> help flinfo
flinfo:
Installation
prints information for all flash memory banks.
flinfo N:
prints information for flash memory bank # N.
iminfo
C2K=> help iminfo
iminfo addr [addr ...]:
prints header information for application image starting at address ‘addr’ in memory; this includes verification of the image contents (magic number, header and payload checksums).
imls
C2K=> help imls
imls:
prints information about all images found at sector boundaries in flash.
help
C2K=> help
help [command ...]:
shows help information (for ‘command’).
prints online help for the monitor commands.
without arguments, it prints a short usage message for all commands.
to get detailed information about specific commands, type ‘help’ with one or more command names
as arguments.