Fairchild Semiconductor NC7ST86CW, NC7ST86P5X, NC7ST86P5, NC7ST86M5X, NC7ST86M5 Datasheet
© 2000 Fairchild Semiconductor Corporation DS012183 www.fairchildsemi.com
February 1997
Revised June 2000
NC7ST86 TinyLogic
HST 2-Input Exclusive-OR Gate
NC7ST86
TinyLogic
HST 2-Input Exclusive-OR Gate
General Description
The NC7ST86 is a single 2-In put high pe rform ance C MOS
Exclusive-OR Gate, with TTL-compatible inputs . Advanced
Silicon Gate CMOS fabrication assures high speed and low
power circuit operation. ESD protection diodes inherently
guard both inputs a nd ou tputs wi th r espect t o the V
CC
and
GND rails. High gain circuitry offers high noise immunity
and reduced sensitivity to input edge rate. The TTL-com patible inputs facilitate TTL to NMOS/CMOS interfacing.
Device performance is similar to MM74 HCT bu t w ith ½ t he
output current drive of HC/HCT.
Features
■ Space saving SOT23 or SC70 5-lead package
■ High Speed; t
PD
<8 ns typ, VCC = 5V, CL = 15 pF
■ Low Quiescent Power; I
CC
<1 µA typ, VCC = 5.5V
■ Balanced Output Drive; 2 mA I
OL
, −2 mA I
OH
■ TTL-compatible inputs
Ordering Code:
Logic Symbol
IEEE/IEC
Connection Diagram
(Top View)
Pin Descriptions Function Table
H = HIGH Logic Level
L = LOW Logic Level
TinyLogic is a trademark of Fairchild Semiconductor Co rporation.
Order Package Product Code
Package Descript ion Supplied As
Number Number Top Mark
NC7ST86M5 MA05B 8S86 5-Lead SOT23, JEDEC MO-178, 1.6mm 250 Units on Tape and Reel
NC7ST86M5X MA05B 8S86 5-Lead SOT23, JEDEC MO-178, 1.6mm 3k Units on Tape and Reel
NC7ST86P5 MAA05A T86 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide 250 Units on Tape and Reel
NC7ST86P5X MAA05A T86 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide 3k Units on Tape and Reel
Pin Names Descriptions
A, B Input
Y Output
Y = A ⊕ B
Inputs Output
ABY
LLL
LHH
HLH
HHL
www.fairchildsemi.com 2
NC7ST86
Absolute Maximum Ratings(Note 1) Recommended Operating
Conditions
(Note 2)
Note 1: Absolute Maximum Ratings a re those va lues beyon d which d amage to the device may occu r. The databook specificati ons should be met ,
without exception, t o ensure that the system design is reliab le over its
power supply, temperature, an d output/input loading variables. Fairc hild
does not recom mend op eration of circuits o utside th e databoo k specific ations.
Note 2: Unused inputs must be held HIGH or LOW. They ma y not float.
DC Electrical Characteristics
Supply Voltage (VCC) −0.5V to +7.0V
DC Input Diode Current (I
IK
)
V
IN
< −0.5V −20 mA
V
IN
≥ VCC + 0.5V +20 mA
DC Input Voltage (V
IN
) −0.5V to VCC +0.5V
DC Output Diode Current (I
OK
)
V
OUT
< −0.5V −20 mA
V
OUT
> VCC + 0.5V +20 mA
Output Voltage (V
OUT
) −0.5V to VCC +0.5V
DC Output Source or Sink
Current (I
OUT
) ±12.5 mA
DC V
CC
or Ground Current per
Supply Pin (I
CC
or I
GND
) ±25 mA
Storage Temperature (T
STG
) −65°C to +150°C
Junction Temperature (T
J
)150°C
Lead Temperature (T
L
);
(Soldering, 10 seconds) 260
°C
Power Dissipation (P
D
) @+85°C
SOT23-5 200 mW
SC70-5 150 mW
Supply Voltage 4.5V–5.5V
Input Voltage (V
IN
)0V–V
CC
Output Voltage (V
OUT
)0V–V
CC
Operating Temperature (TA) −40°C to +85°C
Input Rise and Fall Time (t
r
, tf)
V
CC
= 5.0V 0–500 ns
Thermal Resistance (
θ
JA
)
SOT23-5 300
°C/W
SC70-5 425
°C/W
Symbol Parameter
V
CC
TA = +25°CT
A
= −40°C to +85°C
Units Conditions
(V) Min Typ Max Min Max
V
IH
HIGH Level Input Voltage 4.5–5.5 2.0 2.0 V
V
IL
LOW Level Input Voltage 4.5–5.5 0.8 0.8 V
V
OH
HIGH Level Output Voltage 4.5 4.4 4.5 4.4 V IOH = −20 µA, VIN = VIL,
4.5 4.18 4.35 4.13 V VIH IOH = −2 mA
V
OL
LOW Level Output Voltage 4.5 0 0.1 0.1 V IOL = 20 µA, VIN = VIL,
4.5 0.10 0.26 0.33 V V
IH IOL
= 2 mA
I
IN
Input Leakage Current 5.5 ±0.1 ±1.0 µA0 ≤ VIN ≤ 5.5V
I
CC
Quiescent Supply Current 5.5 1.0 10.0 µAVIN = VCC or GND
I
CCTICC
per Input 5.5 2.0 2.9 mA One Input VIN = 0.5V or 2.4V,
Other Input V
CC
or GND
3 www.fairchildsemi.com
NC7ST86
AC Electrical Characteristics
Note 3: CPD is defined as the val ue o f the in tern al e quiv alent cap acitan ce w hic h is d erive d fro m dyn amic ope ratin g c urren t co nsu mptio n I
CCD
) at no output
loading and operating at 50% duty cycle. (See Figure 2.) C
PD
is related to I
CCD
dynamic operating cu rrent by expression:
I
CCD
= (CPD) (VCC) (fIN) + (ICC static).
AC Loading and Waveforms
CL includes load and str ay capacitance
Input PR R = 1.0 MHz, t
w
= 500 ns
FIGURE 1. AC Test Circuit
Input = AC Waveforms; PRR = Variable; Duty Cycle = 50%
FIGURE 2. I
CCD
Test Circuit
FIGURE 3. AC Waveforms
Symbol Parameter
VCC T
A
= +25°CT
A
= −40°C to +85°C
Units Conditions Fig. No.
(V) Min Typ Max Min Max
t
PLH
, Propagation Delay
5.0
4.4 14
ns C
L
= 15 pF
Figures
1, 3
t
PHL
7.4 19
4.5
6.6 18 22
ns C
L
= 50 pF
13.1 29 33
5.5
5.6 16 20
12.5 28 32
t
TLH
, Output Transition Time 5.0 4 10 ns CL = 15 pF
Figures
1, 3
t
THL
4.5 11 25 31
ns CL = 50 pF
5.5 10 21 26
C
IN
Input Capacitance Open 2 10 pF
C
PD
Power Dissipation Capacitance 5.0 8 pF (Note 3) Figure 2
Loading...