Fairchild Semiconductor MM74HC4040SJX, MM74HC4040N, MM74HC4040CW, MM74HC4040SJ, MM74HC4040M Datasheet

...
February 1984 Revised February 1999
MM74HC4020 • MM74HC4040 14-Stage Binary Counter • 12-Stage Binary Counter
© 1999 Fairchild Semiconductor Corporation DS005216.prf www.fairchildsemi.com
MM74HC4020 • MM74HC4040 14-Stage Binary Counter • 12-Stage Binary Counter
General Description
The MM74HC4020, M M74HC4040 , are high spe ed binary ripple carry counters . These counters are i mple me nte d u ti­lizing advanced silicon- gate CMOS technology to ach ieve speed performance similar to LS-TTL logic while retaining the low power and high noise immunity of CMOS.
The MM74HC4020 is a 14 stage counter and the MM74HC4040 is a 12-stage counter. Both devices are incremented on the falling edge (negative transition) of t he input clock, and all th eir outp uts ar e reset to a l ow leve l by applying a logical high on their reset input.
These devices are pin equivalent to the CD4020 and CD4040 respectively. All inputs are protected from damage due to static discharge by pr otection diodes to V
CC
and
ground.
Features
Typical propagation delay: 16 ns
Wide operating voltage range: 2–6V
Low input current: 1 µA maximum
Low quiescent current: 80 µA maximum (74HC Series)
Output drive capability: 10 LS-TTL loads
Ordering Code:
Devices also availab le in Tape and Reel. Specify by appending th e s uffix let t er “X” to the ordering cod e.
Connection Diagrams
Pin Assignments for DIP, SOIC, SOP and TSSOP
MM74HC4020
MM74HC4040
Order Number Package Number Package Description
MM74HC4020M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow MM74HC4020SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HC4020MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC4020N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide MM74HC4040M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow MM74HC4040SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MM74HC4040MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HC4040N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
www.fairchildsemi.com 2
MM74HC4020 • MM74HC4040
Logic Diagrams
MM74HC4020
MM74HC4040
3 www.fairchildsemi.com
MM74HC4020 • MM74HC4040
Absolute Maximum Ratings(Note 1)
(Note 2)
Recommended Operating Conditions
Note 1: Maximum Ratings are those values beyond which damage to the
device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation te mperature d erating — pl astic “N” pa ckage:
12 mW/°C from 65°C to 85°C.
DC Electrical Characteristics (Note 4)
Note 4: For a powe r supply o f 5V ±10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4. 5V valu es shou ld be u sed when
designing with this supply. Worst case V
IH
and VIL occur at V
CC
= 5.5V and 4.5V respectively. (The VIH value at 5.5V is 3 .8 5V.) The worst c as e leakage cur-
rent (I
IN
, ICC, and IOZ) occur for CMOS at the higher voltage and so th e 6. 0V values should be used.
Supply Voltage (VCC) 0.5 to +7.0V DC Input Voltage (V
IN
) 1.5 to V
CC
+1.5V
DC Output Voltage (V
OUT
) 0.5 to V
CC
+0.5V
Clamp Diode Current (I
CD
) ±20 mA
DC Output Current, per pin (I
OUT
) ±25 mA
DC V
CC
or GND Current, per pin (ICC) ±50 mA
Storage Temperature Range (T
STG
) 65°C to +150°C
Power Dissipation (P
D
) (Note 3) 600 mW S.O. Package only 500 mW
Lead Temperature (T
L
) (Soldering 10 seconds) 260°C
Min Max Units
Supply Voltage (V
CC
)26V
DC Input or Output Voltage 0 V
CC
V
(V
IN
, V
OUT
)
Operating Temperature Range (T
A
) 40 +85 °C
Input Rise or Fall Times
(t
r
, tf) V
CC
= 2.0V 1000 ns
V
CC
= 4.5V 500 ns
V
CC
= 6.0V 400 ns
Symbol Parameter Conditions
V
CC
TA = 25°CTA = −40 to 85°CTA = −55 to 125°C
Units
Typ Guaranteed Limits
V
IH
Minimum HIGH Level Input 2.0V 1.5 1.5 1.5 V Voltage 4.5V 3.15 3.15 3.15 V
6.0V 4.2 4.2 4.2 V
V
IL
Maximum LOW Level Input 2.0V 0.5 0.5 0.5 V Voltage 4.5V 1.35 1.35 1.35 V
6.0V 1.8 1.8 1.8 V
V
OH
Minimum HIGH Level Output V
IN
= VIH or V
IL
Voltage |I
OUT
| 20 µA 2.0V 2.0 1.9 1.9 1.9 V
4.5V 4.5 4.4 4.4 4.4 V
6.0V 6.0 5.9 5.9 5.9 V
V
IN
= VIH or V
IL
|I
OUT
| 4.0 mA 4.5V 4.2 3.98 3.84 3.7 V
|I
OUT
| 5.2 mA 6.0V 5.7 5.48 5.34 5.2 V
V
OL
Maximum LOW Level Output V
IN
= VIH or V
IL
Voltage |I
OUT
| 20 µA 2.0V 0 0.1 0.1 0.1 V
4.5V 0 0.1 0.1 0.1 V
6.0V 0 0.1 0.1 0.1 V
V
IN
= VIH or V
IL
|I
OUT
| 4.0 mA 4.5V 0.2 .26 0.33 0.4 V
|I
OUT
| 5.2 mA 6.0V 0.2 .26 0.33 0.4 V
I
IN
Maximum Input Current V
IN
= VCC or GND 6.0V ±0.1 ±1.0 ±1.0 µA
I
CC
Maximum Quiescent Supply V
IN
= VCC or GND 6.0V 8.0 80 160 µA
Current I
OUT
= 0 µA
Loading...
+ 5 hidden pages