NDT454P
P-Channel Enhancement Mode Field Effect Transistor
General Description Features
June 1996
Power SOT P-Channel enhancement mode power field effect
transistors are produced using Fairchild's proprietary, high cell
density, DMOS technology. This very high density process is
especially tailored to minimize on-state resistance and provide
superior switching performance. These devices are particularly
suited for low voltage applications such as notebook computer
power management and other battery powered circuits where
-5.9A, -30V. R
R
R
High density cell design for extremely low R
High power and current handling capability in a widely used
surface mount package.
= 0.05Ω @ VGS = -10V
DS(ON)
= 0.07Ω @ VGS = -6V
DS(ON)
= 0.09Ω @ VGS = -4.5V.
DS(ON)
DS(ON).
fast switching, low in-line power loss, and resistance to
transients are needed.
____________________________________________________________________________________________
D
D S
G
D
G
S
Absolute Maximum Ratings T
= 25°C unless otherwise noted
A
Symbol Parameter NDT454P Units
V
DSS
V
GSS
I
D
Drain-Source Voltage -30 V
Gate-Source Voltage ±20 V
Drain Current - Continuous (Note 1a) ±5.9 A
- Pulsed ±15
P
D
TJ,T
Maximum Power Dissipation (Note 1a) 3 W
(Note 1b)
(Note 1c)
Operating and Storage Temperature Range -65 to 150 °C
STG
1.3
1.1
THERMAL CHARACTERISTICS
R
θ
R
θ
* Order option J23Z for cropped center drain lead.
© 1997 Fairchild Semiconductor Corporation
Thermal Resistance, Junction-to-Ambient (Note 1a) 42 °C/W
JA
Thermal Resistance, Junction-to-Case (Note 1) 12 °C/W
JC
NDT454P Rev. D2
Electrical Characteristics (T
= 25°C unless otherwise noted)
A
Symbol Parameter Conditions Min Typ Max Units
OFF CHARACTERISTICS
BV
I
DSS
I
GSSF
I
GSSR
DSS
Drain-Source Breakdown Voltage VGS = 0 V, ID = -250 µA -30 V
Zero Gate Voltage Drain Current
Gate - Body Leakage, Forward
Gate - Body Leakage, Reverse
VDS = -24 V, V
VDS = -15 V, V
= 0 V
GS
= 0 V TJ = 70°C -5 µA
GS
VGS = 20 V, VDS = 0 V
VGS = -20 V, VDS= 0 V
-1 µA
100 nA
-100 nA
ON CHARACTERISTICS (Note 2)
V
R
GS(th)
DS(ON)
Gate Threshold Voltage
Static Drain-Source On-Resistance
VDS = VGS, ID = -250 µA
VGS = -10 V, ID = -5.9 A
-1 -2.7 V
0.038 0.05
Ω
VGS = -6 V, ID = -5.2 A 0.046 0.07
0.064 0.09
-5
I
g
D(on)
FS
VGS = -4.5 V, ID = -4.6 A
On-State Drain Current VGS = -10 V, VDS = -5 V -15 A
VGS = -4.5, VDS = -5V
Forward Transconductance VDS = 15 V, ID = 5.9 A 10 S
DYNAMIC CHARACTERISTICS
C
iss
C
oss
C
rss
Input Capacitance
Output Capacitance 610 pF
VDS = 15 V, V
f = 1.0 MHz
GS
= 0 V,
Reverse Transfer Capacitance 220 pF
950 pF
SWITCHING CHARACTERISTICS (Note 2)
t
t
t
t
Q
Q
Q
D(on)
r
D(off)
f
Turn - On Delay Time
Turn - On Rise Time 18 60 ns
VDD = -15 V, ID = -1 A,
V
= -10 V, R
GEN
GEN
= 6 Ω
Turn - Off Delay Time 80 120 ns
Turn - Off Fall Time 45 100 ns
g
gs
gd
Total Gate Charge
Gate-Source Charge 3
Gate-Drain Charge 11
VDS = -15 V,
ID = -5.9 A, VGS = -10 V
10 30 ns
29 40 nC
NDT454P Rev. D2
Electrical Characteristics (T
= 25°C unless otherwise noted)
A
Symbol Parameter Conditions Min Typ Max Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS
I
S
V
SD
t
rr
Notes:
1. R
design while R
P
Typical R
Maximum Continuous Drain-Source Diode Forward Current -1.9 A
Drain-Source Diode Forward Voltage
Reverse Recovery Time
is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R
JA
θ
(t)
D
is determined by the user's board design.
CA
θ
T
=
R
JA
θ
a. 42oC/W when mounted on a 1 in2 pad of 2oz copper.
b. 95oC/W when mounted on a 0.066 in2 pad of 2oz copper.
c. 110oC/W when mounted on a 0.0123 in2 pad of 2oz copper.
T
J−TA
θJA
using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:
J−TA
=
(t)
R
θJC+RθCA
2
= I
(t) ×R
DS(ON ) T
D
(t)
J
1a
VGS = 0 V, IS = -5.9 A
(Note 2)
VGS = 0V, IF = -5.9 A, dIF/dt = 100 A/µs
1b
1c
-0.85 -1.3 V
100 ns
is guaranteed by
JC
θ
Scale 1 : 1 on letter size paper
2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%.
NDT454P Rev. D2
Typical Electrical Characteristics
R , NORMALIZED
DS(ON)
-30
V =-10V
GS
-25
-20
-15
-10
-5
D
I , DRAIN-SOURCE CURRENT (A)
0
-6.0
-5.0
V , DRAIN-SOURCE VOLTAGE (V)
DS
-4.5
-4.0
-3.5
-3.0
-5-4-3-2-10
3
2.5
V = -3.5V
GS
2
1.5
DS(on)
R , NORMALIZED
1
DRAIN-SOURCE ON-RESISTANCE
0.5
-4.0V
I , DRAIN CURRENT (A)
D
Figure 1. On-Region Characteristics. Figure 2. On-Resistance Variation
with Drain Current and Gate Voltage.
1.6
I = -5.9A
D
1.4
V = -10V
GS
1.2
1
0.8
DRAIN-SOURCE ON-RESISTANCE
0.6
-50 -25 0 25 50 75 100 125 150
T , JUNCTION TEMPERATURE (°C)
J
2
V = -10V
GS
1.5
1
DS(on)
R , NORMALIZED
DRAIN-SOURCE ON-RESISTANCE
0.5
T = 125°C
J
I , DRAIN CURRENT (A)
D
-4.5V
-5.0V
25°C
-6.0V
-6.0V
-55°C
-10V
-20-16-12-8-40
-20-15-10-50
Figure 3. On-Resistance Variation
with Temperature.
-20
V = -10V
DS
-16
-12
-8
D
-I , DRAIN CURRENT (A)
-4
0
-V , GATE TO SOURCE VOLTAGE (V)
GS
T = -55°C
J
Figure 5. Transfer Characteristics.
25
125
th
V , NORMALIZED
-5-4-3-2-1
Figure 4. On-Resistance Variation
with Drain Current and Temperature.
1.2
V = V
GS
1.1
1
0.9
0.8
0.7
GATE-SOURCE THRESHOLD VOLTAGE
0.6
-50 -25 0 25 50 75 100 125 150
T , JUNCTION TEMPERATURE (°C)
J
DS
I = -250µA
D
Figure 6. Gate Threshold Variation
with Temperature.
NDT454P Rev. D2
Typical Electrical Characteristics (continued)
1.1
I = -250µA
D
1.08
1.06
1.04
1.02
1
DSS
BV , NORMALIZED
0.98
0.96
DRAIN-SOURCE BREAKDOWN VOLTAGE
0.94
-50 -25 0 25 50 75 100 125 150
T , JUNCTION TEMPERATURE (°C)
J
Figure 7. Breakdown Voltage
Variation with Temperature.
3000
2000
1000
500
300
CAPACITANCE (pF)
200
100
f = 1 MHz
V = 0V
GS
0.1 0.3 1 3 10 30
-V , DRAIN TO SOURCE VOLTAGE (V)
DS
C
C
iss
oss
C
rss
20
10
V = 0V
GS
5
1
T = 125°C
J
0.1
0.01
S
-I , REVERSE DRAIN CURRENT (A)
0.001
0 0.3 0.6 0.9 1.2 1.5
-V , BODY DIODE FORWARD VOLTAGE (V)
SD
25°C
-55°C
Figure 8. Body Diode Forward Voltage Variation
with Source Current and
Temperature.
10
I = -5.9A
D
8
6
4
2
GS
-V , GATE-SOURCE VOLTAGE (V)
0
0 10 20 30 40
V = -10V
DS
Q , GATE CHARGE (nC)
g
-15V
-20V
Figure 9. Capacitance Characteristics.
-V
DD
V
IN
D
V
GS
R
GEN
G
S
Figure 11. Switching Test Circuit. Figure 12. Switching Waveforms.
Figure 10. Gate Charge Characteristics.
t t
on off
t
R
d(on)
L
V
OUT
V
OUT
r
90%
10%
DUT
V
IN
50%
10%
PULSE WIDTH
t
d(off)
50%
90%
10%
90%
tt
f
INVERTED
NDT454P Rev. D2
g , TRANSCONDUCTANCE (SIEMENS)
Typical Electrical and ThermalCharacteristics (continued)
20
16
V = -15V
DS
T = -55°C
J
25°C
12
8
4
FS
0
I , DRAIN CURRENT (A)
D
125°C
Figure 13. Transconductance Variation with Drain
Current and Temperature.
7
6
5
1b
4
1c
3
D
I , STEADY-STATE DRAIN CURRENT (A)
2
0 0.2 0.4 0.6 0.8 1
2oz COPPER MOUNTING PAD AREA (in )
4.5"x5" FR-4 Board
o
T = 25 C
A
Still Air
V = -10V
GS
2
-20-15-10-50
1a
D
-I , DRAIN CURRENT (A)
0.03
0.01
3.5
3
2.5
2
1.5
1b
1c
1
STEADY-STATE POWER DISSIPATION (W)
0.5
0 0.2 0.4 0.6 0.8 1
2oz COPPER MOUNTING PAD AREA (in )
4.5"x5" FR-4 Board
o
T = 25 C
A
Still Air
2
Figure 14. SOT-223 Maximum Steady-State Power
Dissipation versus Copper Mounting Pad
Area.
30
DC
100us
1ms
10ms
100ms
1s
10s
10
RDS(ON) LIMIT
3
1
0.3
0.1
V = -10V
GS
SINGLE PULSE
R = See Note 1c
JA
θ
T = 25°C
A
0.1 0.2 0.5 1 2 5 10 30 50
- V , DRAIN-SOURCE VOLTAGE (V)
DS
1a
Figure 15. Maximum Steady-State Drain
Figure 16. Maximum Safe Operating Area.
Current versus Copper Mounting Pad
Area.
1
0.5
D = 0.5
0.2
0.2
0.1
0.1
0.05
0.02
0.01
0.005
r(t), NORMALIZED EFFECTIVE
0.002
TRANSIENT THERMAL RESISTANCE
0.001
0.05
0.02
0.01
Single Pulse
0.0001 0.001 0.01 0.1 1 10 100 300
Figure 15. Transient Thermal Response Curve.
Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change
depending on the circuit board design.
t , TIME (sec)
1
R (t) = r(t) * R
JA
θ
R = See Note 1 c
JA
θ
P(pk)
t
1
t
2
T - T = P * R (t)
J
A
Duty Cycle, D = t / t
JA
θ
JA
θ
2
1
NDT454P Rev. D2
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
ACEx™
Bottomless™
CoolFET™
CROSSVOLT™
DenseTrench™
DOME™
EcoSPARK™
E2CMOS
EnSigna
TM
TM
FACT™
FACT Quiet Series™
STAR*POWER is used under license
FAST
FASTr™
FRFET™
GlobalOptoisolator™
GTO™
HiSeC™
ISOPLANAR™
LittleFET™
MicroFET™
MicroPak™
MICROWIRE™
OPTOLOGIC™
OPTOPLANAR™
PACMAN™
POP™
Power247™
PowerTrench
QFET™
QS™
QT Optoelectronics™
Quiet Series™
SILENT SWITCHER
SMART START™
STAR*POWER™
Stealth™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SyncFET™
TinyLogic™
TruTranslation™
UHC™
UltraFET
VCX™
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER
NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD
DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT
OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT
RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, or (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can be
reasonably expected to result in significant injury to the
user.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information
Preliminary
No Identification Needed
Formative or
In Design
First Production
Full Production
2. A critical component is any component of a life
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Obsolete
Not In Production
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Rev. H4
Loading...