Fairchild NC7SZ10 service manual
NC7SZ10
NC7SZ10 TinyLogic
August 2001
Revised September 2004
TinyLogic
General Description
The NC7SZ10 is a single 3-Input NAND Gate from
Fairchild’s Ultra High Speed Series of TinyLogic
device is fabricated wi th advanced CMOS technology to
achieve ultra high spe ed w ith h i gh out put drive while mai ntaining low static power dissipa ti on over a br oad V
ating range. The de vice is specified to operate over the
1.65V to 5.5V V
are high impedance wh en V
ages up to 7V independent of V
UHS 3-Input NAND Gate
Features
■ Space saving SC70 6-lead package
■ Ultra small MicroPak
■ Ultra High Speed; t
■ High Output Drive; ±24 mA at 3V V
■ Broad VCC Operating Range; 1.65V–5.5V
■ Power down high impedance inputs/output
■ Overvoltage tolerant inputs facilitate 5V to 3V translation
■ Patented noise/EMI reduction circuitry implemented
CC
operating range. The i nputs and outp ut
CC
is 0V. Inputs tolerate volt-
CC
operating voltage.
CC
. The
oper-
leadless package
2.4 ns typ into 50 pF at 5V V
PD
CC
CC
Ordering Code:
Order Number
NC7SZ10P6X MAA06A Z10 6-Lead SC70, EIAJ SC88, 1.25mm Wide 3k Units on Tape and Reel
NC7SZ10L6X MAC06A E6 6-Lead MicroPak, 1.0mm Wide 5k Units on Tape and Reel
Logic Symbol
Package Product Code
Number Top Mark
IEEE/IEC
Package Description Supplied As
Connection Diagrams
Pin Assignments for SC 70
Pin Descriptions
Pin Names Description
A, B, C Inputs
Y Output
Pin One Orientation Diagram
(Top View)
UHS 3-Input NAND Gate
Function Table
Y = ABC
Inputs Output
ABC Y
XXL H
XLX H
LXX H
HHH L
H = HIGH Logic Le v el
L = LOW Logic Level
X = Either LOW or HIG H Logic Level
TinyLogic is a registered trademark of F airc hild Semiconduct or Corporation.
MicroPak is a tradem ark of Fairchild Semiconductor Corporation.
© 2004 Fairchild Semiconductor Corporation DS500464 www.fairchildsemi.com
AAA represents Product Code Top Mark - see ordering code
Note: Orientation of Top Mark determines Pin On e locat ion. R ead the Top
Product Code Mark left to right, Pin One is the lower left pin (see diagram).
Pad Assignments for MicroPak
(Top Thru View)
Absolute Maximum Ratings(Note 1) Recommended Operating
Supply Voltage (VCC) −0.5V to +7.0V
DC Input Voltage (V
NC7SZ10
DC Output Voltage (V
DC Input Diode Current (I
@V
< −0.5V −50 mA
IN
@ V
> 6V +20 mA
IN
DC Output Diode Current (I
@V
< −0.5V −50 mA
OUT
@ V
> 6V, VCC = GND +20 mA
OUT
DC Output Current (I
DC V
/GND Current (ICC/I
CC
Storage Temperature (T
Junction Temperature under Bias (T
Junction Lead Temperature (T
) −0.5V to +7.0V
IN
) −0.5V to +7.0V
OUT
)
IK
)
OK
) ± 50 mA
OUT
) ± 50 mA
GND
) −65°C to +150°C
STG
) 150°C
J
);
L
(Soldering, 10 seconds) 260
Power Dissipation (P
) @ +85°C
D
SC70–5 150 mW
Conditions
Supply Voltage Operating (V
Supply Voltage Data Retention (V
Input Voltage (V
Output Voltage (V
Operating Temperature (TA) −40°C to +85°C
Input Rise and Fall Time (t
@ 1.8V, 2.5V ±0.2V 0 ns/V to 20 ns/V
V
CC
V
@ 3.3V ± 0.3V 0 ns/V to 10 ns/V
CC
V
@ 5.0V ± 0.5V 0 ns/V to 5 ns/V
CC
Thermal Resistance (
SC70-5 425
Note 1: Absolute maximum ratings are DC values beyond which the devi ce
may be damage d or h ave its us eful life im pai red. Th e dat as heet sp ecific ations should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
°C
ables. Fairchild does no t recommend operation outsid e datasheet spec ifications.
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
(Note 2)
) 1.65V to 5.5V
CC
) 0V to 5.5V
IN
)0V to V
OUT
, tf)
r
θ
)
JA
DC Electrical Characteristics
V
Symbol Parameter
HIGH Level Input Voltage 1.65 to 1.95 0.75 V
V
IH
V
LOW Level Input Vo ltage 1.65 to 1.95 0.25 V
IL
V
HIGH Level Output Voltage 1.65 1.55 1.65 1.55
OH
V
LOW Level Output Voltage 1.65 0.0 0.1 0.1
OL
I
Input Leakage Current 0 to 5.5 ±1 ±10 µAVIN = 5.5V, GND
IN
I
Power Off Leakage Current 0.0 1 10 µAVIN or V
OFF
I
Quiescent Supply Current 1.65 to 5.5 2.0 20 µAVIN = 5.5V, GND
CC
CC
(V) Min Typ Max Min Max
2.3 to 5.5 0.70 V
2.3 to 5.5 0.30 V
2.3 2.2 2.3 2.2
3.0 2.9 3.0 2.9
4.5 4.4 4.5 4.4
1.65 1.29 1.52 1.29 I
2.3 1.9 2.15 1.9 I
3.0 2.4 2.80 2.4 IOH = −16 mA
3.0 2.3 2.68 2.3 I
4.5 3.8 4.20 3.8 I
2.3 0.0 0.1 0.1
3.0 0.0 0.1 0.1
4.5 0.0 0.1 0.1
1.65 0.08 0.24 0.24 IOL = 4 mA
2.3 0.10 0.3 0.3 IOL = 8 mA
3.0 0.15 0.4 0.4 IOL = 16 mA
3.0 0.22 0.55 0.55 IOL = 24 mA
4.5 0.22 0.55 0.55 IOL = 32 mA
TA = +25°CT
CC
CC
= −40°C to +85°C
A
0.75 V
0.70 V
CC
CC
Units Conditions
CC
CC
0.25 V
CC
0.30 V
CC
) 1.5V to 5.5V
CC
V
V
VIN = VILIOH = −100 µA
V
VIN = VIHIOL = 100 µA
V
OUT
= −4 mA
OH
= −8 mA
OH
= −24 mA
OH
= −32 mA
OH
= 5.5V
CC
°C/W
www.fairchildsemi.com 2
AC Electrical Characteristics
V
Symbol Parameter
t
, Propagation Delay 1.8 ± 0.15 2.0 7.0 17.5 2.0 18.0
PLH
t
PHL
CC
(V) M in Typ Max Min Max Number
2.5 ± 0.2 0.8 3.0 10.5 0.8 11.0 CL = 15 pF,
3.3 ± 0.3 0.5 2.4 7.5 0.5 8.0 R
5.0 ± 0.5 0.5 2.0 5.5 0.5 6.0
Propagation Delay 3.3 ± 0.3 1.5 2.9 8.5 1.5 9.0
t
PLH,
t
PHL
Input Capacitance 0 4 pF
C
IN
C
Power Dissipation Capacitance 3.3 24
PD
5.0 ± 0.5 0.8 2.4 7.5 0.8 8.0 RL = 500Ω
5.0 30
Note 3: CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I
loading and operating at 50% duty cycle. (See Figure 2.) C
= (CPD)(VCC)(fIN) +(ICCstatic).
I
CCD
PD
TA = +25°CT
is related to I
dynamic operating current by the express ion:
CCD
= −40°C to +85°C
A
Units Conditions
ns
ns
pF (Note 3) Figure 2
AC Loading and Waveforms
CL includes load and s tr ay c apacitance
Input PR R = 1.0 MHz; t
= 500 ns
w
FIGURE 1. AC Test Circuit
= 1 MΩ
L
CL = 50 pF,
) at no output
CCD
Figure
Figures
1, 3
Figures
1, 3
NC7SZ10
Input = AC Wavefor m; tr = tf = 1.8 ns;
PRR = 10 MHz; Duty Cycle = 50%
FIGURE 2. I
Test Circuit
CCD
FIGURE 3. AC Waveforms
3 www.fairchildsemi.com
Loading...