Fairchild MM74HC4046 service manual

MM74HC4046
CMOS Phase Lock Loop

MM74HC4046 CMOS Phase Lock Loop

February 1984
Revised October 2003

General Description

The MM74HC4046 is a low power phase lock loop utilizing
advanced silicon-gate CMOS technology to obtain high fre­quency operation bot h in the phase comparator and V CO
sections. This device contai ns a low power linear voltage
controlled oscillator (VCO), a source follower, and three
phase comparators. The thre e phase comparators ha ve a
common signal input and a common comparator input. The
signal input has a self biasing ampl ifier allowing sign als to
be either capacitively co upled to the phase comparators
with a small signal or direc tly coupled with standar d input
logic levels. This device is similar to the C D4046 except
that the Zener diode of the metal gate C MOS device has
been replaced with a third phase comparator.

Phase Comparator I is an exclusive OR (XOR) gate. It pro­vides a digital error signal that ma intains a 90 phase shift
between the VCO’s center freque ncy and the input signal
(50% duty cycle input waveforms). This phase detec tor is
more susceptible to locking onto harmonics of the input fre­quency than phase compara tor I, but provi des bet ter noise
rejection.

Phase comparator III is an S R fl ip -fl op ga te. It can b e us ed
to provide the phase co mparator functions an d i s s imi lar to
the first comparator in performance.

Phase comparator II is an edge se nsitive digit al seque ntial
network. Two signal outputs are provided, a comparator
output and a phase pulse output. The comparator output is
a 3-STA T E output that provides a signal that locks the VCO
output signal to the i n pu t sign al w ith 0 ph ase shift between

them. This comparator is more susceptible to noise throw­ing the loop out of lock, but is less likely to lock onto h ar­monics than the other t wo comparators.

In a typical applicat ion any one of the three compara tors
feed an external fil t er net w ork w hich i n tur n f eed s th e VCO
input. This input is a very high impedance CMOS input
which also drives the source follower. The VCO’s operating
frequency is set by three external components co nnected
to the C1A, C1B, R1 and R2 pins. An inhibit pin is provided
to disable the VCO and the source follower, providing a
method of putting the IC in a low power state.

The source follower is a MOS transistor whose gate is con­nected to the VCO input and whose drain connects the
Demodulator outp ut. This out put normally is used by tying
a resistor from pin 10 to ground , and p rovides a means of
looking at the VCO input without loading down modifying
the characteristics of the PLL filter.

Features

■ Low dynamic power consumption : (V

■ Maximum VCO operating freque ncy:

12 MHz (V

■ Fast comparator response time (V
Comparator I: 25 ns

Comparator II: 30 ns
Comparator III: 25 ns

■ VCO has high linearity and high temperature stability

CC

= 4.5V)

CC

CC

= 4.5V)

= 4.5V)

Ordering Code:

Order Number Package Number Package Description

MM74HC4046M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4046SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4046MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4046N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also availab l e in Tape and Reel. Specify by appending th e s uffix let t er “X” to the ordering code.

© 2003 Fairchild Semiconductor Corporation DS005352 www.fairchildsemi.com

Connection Diagram

MM74HC4046

Block Diagram

Pin Assignments for DIP, SO IC, SOP and TSSOP

www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (VCC) −0.5 to + 7.0V
DC Input Voltage (V
DC Output Voltage (V
Clamp Diode Current (I
DC Output Current per pin (I
DC V

or GND Current, per pin (ICC) ±50 mA

CC

Storage Temperature Range (T
Power Dissipation (P

(Note 3) 600 mW
S.O. Package only 500 mW

Lead Temperature (T

(Soldering 10 seconds) 260

) −1.5 to VCC +1.5V

IN

) −0.5 to VCC + 0.5V

OUT

, IOK) ±20 mA

IK

) ±25 mA

OUT

) −65°C +150°C

STG

)

D

)

L

Recommended Operating
Conditions

Min Max Units

Supply Voltage (V
DC Input or Output Voltage

, V

(V

IN

OUT

Operating Temperature Range (T
Input Rise or Fall Times

, tf) V

(t

r

CC

V

CC

V

Note 1: Maximum Ratings are those v alues beyo nd which damage to t he
device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

°C

Note 3: Power Dissipation te mperature d erating — pl astic “N” package: −
12 mW/°C from 65°C to 85°C.

CC

)26V

CC

)0V

) −40 +85 °C

A

= 2.0V 1000 ns

= 4.5V 500 ns
= 6.0V 400 ns

CC

DC Electrical Characteristics (Note 4)

Symbol Parameter Conditions

V

Minimum HIGH Level 2.0V 1.5 1.5 1.5 V

IH

Input Voltage 4.5V 3.15 3.15 3.15 V

V

Maximum LOW Level 2.0V 0.5 0.5 0.5 V

IL

Input Voltage 4.5V 1.35 1.35 1.35 V

V

Minimum HIGH Level V

OH

Output Voltage |I

V

Maximum Low Level V

OL

Output Voltage |I

I

Maximum Input Current (Pins 3,5,9) V

IN

I

Maximum Input Current (Pin 14) V

IN

I

Maximum 3-STATE Output V

OZ

Leakage Current (Pin 13)

I

Maximum Quiescent V

CC

Supply Current I

Note 4: For a power supply of 5V ±10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4. 5V valu es shou ld be u sed when
designing with this supply. Worst case V

, ICC, and IOZ) occur for CMOS at the higher voltage and so th e 6. 0V values should be used.

rent (I

IN

and VIL occur at V

IH

= VIH or V

IN

| ≤ 20 µA 2.0V 2.0 1.9 1.9 1.9 V

OUT

V

= VIH or V

IN

|I

| ≤ 4.0 mA 4.5V 4.2 3.98 3.84 3.7 V

OUT

| ≤ 5.2 mA 6.0V 5.7 5.48 5.34 5.2 V

|I

OUT

= VIHor V

IN

| ≤ 20 µA 2.0V 0 0.1 0.1 0.1 V

OUT

V

= VIH or V

IN

|I

| ≤ 4.0 mA 4.5V 0.2 0.26 0.33 0.4 V

OUT

|I

| ≤ 5.2 mA 6.0V 0.2 0.26 0.33 0.4 V

OUT

= VCCor GND 6.0V ±0.1 ±1.0 ±1.0 µA

IN

= V

or GND 6.0V 20 50 80 100 µA

IN

CC

= VCC or GND 6.0V ±0.5 ±5.0 ±10 µA

OUT

= VCC or GND 6.0V 30 80 130 160 µA

IN

= 0 µA

OUT

VIN = VCC or GND 6.0V 600 1500 2400 3000 µA
Pin 14 Open

= 5.5V and 4.5V respectively. (The VIH value at 5.5V is 3.85V.) The worst case leakage cur-

CC

V

CC

6.0V 4.2 4.2 4.2 V

6.0V 1.8 1.8 1.8 V

IL

4.5V 4.5 4.4 4.4 4.4 V

6.0V 6.0 5.9 5.9 5.9 V

IL

IL

4.5V 0 0.1 0.1 0.1 V

6.0V 0 0.1 0.1 0.1 V

IL

TA = 25°CTA = −40 to 85°CTA = −55 to 125°C

Typ Guaranteed Limits

MM74HC4046

V

Units

3 www.fairchildsemi.com

AC Electrical Characteristics V

Symbol Parameters Conditions

AC Coupled C (series) = 100 pF 2.0V 25 100 150 200 mV

MM74HC4046

Signal In 6.0V 135 250 300 350 mV

tr, t

Maximum Output 2.0V 30 75 95 110 ns

f

Rise and Fall Time 4.5V 9 15 19 22 ns

Input Sensitivity, f

C

Maximum Input Capacitance 7 pF

IN

Phase Comparator I

t

, t

Maximum 2.0V 65 200 250 300 ns

PHL

PLH

Propagation Delay 4.5V 25 40 50 60 ns

Phase Comparator II

Maximum 3-STATE 2.0V 75 225 280 340 ns

t

PZL

Enable Time 4.5V 25 45 56 68 ns

t

, t

Maximum 3-STATE 2.0V 88 240 300 360 ns

PZH

PHZ

Enable Time 4.5V 30 48 60 72 ns

t

Maximum 3-STATE 2.0V 90 240 300 360 ns

PLZ

Disable Time 4.5V 32 48 60 72 ns

t

, t

Maximum 2.0V 100 250 310 380 ns

PHL

PLH

Propagation Delay 4.5V 34 50 63 75 ns
HIGH-to-LOW to Phase Pulses 6.0V 27 43 53 64 ns

Phase Comparator III

, t

Maximum 2.0V 75 200 250 300 ns

t

PHL

PLH

Propagation Delay 4.5V 25 40 50 60 ns

C

Maximum Power All Comparators 130 pF

PD

Dissipation Capacitance V

= 500 kHz 4.5V 50 150 200 250 mV

IN

= VCC and GND

IN

= 2.0 to 6.0V, CL = 50 pF, tr = tr = 6 ns (unless otherwise specified.)

CC

V

CC

TA=25C TA = −40 to 85°CTA = −55 to 125°C

Typ Guaranteed Limits

6.0V 8 12 15 19 ns

6.0V 20 34 43 51 ns

6.0V 22 38 48 57 ns

6.0V 25 41 51 61 ns

6.0V 28 41 51 61 ns

6.0V 22 34 43 51 ns

Units

Voltage Controlled Oscillator (Specified to operate from VCC= 3.0V to 6.0V)

f

Maximum C1 = 50 pF

MAX

Operating R1 = 100Ω 4.5V 7 4.5 MHz
Frequency R2 = ∞ 6.0V 11 7 MHz

= V

VCO

in

CC

C1 = 0 pF 4.5V 12 MHz
R1 = 100Ω 6.0 14 MHz
VCOin = V

CC

Duty Cycle 50 %

Demodulator Output

Offset Voltage Rs = 20 kΩ 4.5V 0.75 1.3 1.5 1.6 V
VCOin–V

dem

Offset Rs = 20 kΩ 4.5V
Variation VCOin = 1.75V 0.65 V

2.25V 0.1

2.75V 0.75

www.fairchildsemi.com 4

Typical Performance Characteristics

Typical Center Frequency

vs R1, C1 V

Typical Offset Frequency

vs R2, C1 V

CC

CC

= 4.5V

= 4.5V

MM74HC4046

Typical Center Frequency

vs R1, C1 VCC = 6V

Typical Offset Frequency

vs R2, C1 VCC = 6V

Typical VCO Power Dissipation

@ Center Frequency vs R1

5 www.fairchildsemi.com

Typical VCO Power

Dissipation @ f

MIN

vs R2

Typical Performance Characteristics (Continued)

VCO

in

vs f

= 4.5V VCOin vs f

outVCC

MM74HC4046

VCO

vs

out

Temperature V

CC

= 4.5V

outVCC

VCO

out

Temperature V

vs

= 4.5V

CC

= 6V

www.fairchildsemi.com 6