ECS SL486VE (Socket 2) SL-486VE user manual

,,.,~,,·,_~--·~

- -

...

···

SL.

486VE

--

~

_

..

,in::

■

... -

..

.

u s E R I s

~~-

!,

MANUAL

~~-~==:.~;

■

INTRODUCTION

This manual has been designed for several purposes. already to will

For manual the unless you feel confident have your the it

The porate AT-compatible computer.

IMPORTANT:

set up in a functioning system, it will be helpful to review the manual

become

system, check to see that doing so will not violate the system warranty.

does,

familiar with the features

be

helpful

those who want to

necessary information

"chip

most

in

the unlikely event

will serve

dealer

have the work

set"

as

or

a local service shop

consists

of

the logic required for a low-cost, highly integrated

alter

a guide to both

done

of

the

board

there

is a

problem

the

board's

is

included

of

your ability to do the work, it would

by an authorized dealer.

six chips; SiS85C411/420/431/405/406, which incor-

The

chip set requires

formation; otherwise a malfunction may result.

configuration

procedures

in

the manual, we

do

it. Before making alterations

If

the SL 486VE is

and

where things

with

the

system.

or

upgrade

and

specifications. While

recommend

correct

configuration

are.

be

IBM

This

it,

that

best

the

to to

If

PC

in

CAUTION:

Static electricity can cause serious integrated circuit chips. static electric grounded object before touching the chips at frequent intervals as you handle the chips. chips are the two should touch chips.

charge

handed

from

To

avoid building

on

your body,

one

person

hands

first, then

damage

touch

to

another, pass

up

and

to

a a

If

the

Information presented reliability; however, no responsibility information contained

Contact your dealer for warranty details.

in

this publication has been carefully checked for

in

this document

Trademarks

is

assumed for inaccuracies. The

is

subject

to

change without notice.

AMI Modular BIOS IBM,

PC,

AT, and PS/2 are registered trademarks International Business Machines Corporation. SiS

is

a registered trademark

is

a trademark

of

American Megatrends Inc.

Silicon Integrated Systems Corp.

ii

of

CONIENTS

■

CHAPTER 1

IN1RODUCTION

1.1

1.2

CHAPTER 2

General Major

Specifications and

Components

.................................

MEMORY CONFIGURATION

Features

..................

.

1-1

1-2

2.1 System DRAM

2.1.1 DRAM

2.1.2

Cache

2.2

Memory

....................................

Module Module

Insertion Removal.

Subsystem

CHAPTER 3

JUMPERS SETTING

3.1

3.2

Jumper

Connectors

Settings

AND

........................................

CONNECTORS

...................................

APTER 4

BUILT-IN BIOS SETUP PROGRAM

4.1

4.2

4.2.1

4.2.2

Setup BIOS

When How

Sum1nary Setup

to Recall the Setup

....................................

........................................

Run

Should

You

.........................

........

..

.....

...........................

Setup?

.........•..........

Program?

..•.............

.........

,

2-1

2-2 2-3

2-3

3-1

3-3

4-1

4-2

I/CONTENTS

CONTENTS

■

4.2.3 Running the

4.3 Running the Standard CMOS Setup

4.4 Running the Advanced CMOS Setup

4.5 Running the Advanced CHIPSet Setup

4.6 Using the Change Password Setup. . . . . . . . . . . . . . . . . . . .

4.7 BIOS

4.7.l Fatal

4.7.2 Non-Fatal

4.7.3 Fatal

4.7.4 Non-Fatal

4.7.5

4.7.6

CHAPTER 5

Configuration Utility

EISA

EISA Specification

5.1

5.1.1 EISA/ISA Differences

5.1.2 EISA Bus Specification

5.1.3 EISA Configuration Utility Features

5.2 Configuring Your Installing the

5.3

5.4 Running the EISA Configuration

5.4.1 Main Menu

5.4.2 Using Help About EISA Configuration

5.5

5.6 Add and Remove Boards

5.6.1 Change Configuration Settings

5.6.2 ViewSwitch/JumperSettings

5.7 Define ISA Board

5.8 Check CFG File

5.9 Write Ext CMOS

Errors

Errors Errors

SETUP

and Messages

Through Beeps

Errors

Shown

Errors

Errors With Setup Option Without Setup Option

ECU

..

....

Program

...

Through Beeps .

Display .

in

Display

in

..........

....

Computer

..........

.

....................

...

.

..............................

..

..........

............

...

....

...

.....

..

....................

.......

.....

.................

........

..

...

......

.

..

......................

..............

..

..............

.....

...........

........................

.... ..

.......

.........

for the First Time

.......

ility .

Ut

...

....

.....

..........

........

.

..

. .

..

.....

. .

....

.......

.

.....

..

...

......

..

...

.......

...

.........

......

...

.

............

..

.

..

...........

.

...

.

..........

...............

...

........

....

.....

.

......

.......

...

....

......

...

..

.....

.

..

.

...

.

....

.

.....

..

......

.

.......

...

. .

......

. .

.

...

..

.

..

....

..

...

. . 5-12 ..

..

4-4

4-5 4-7

4-9 4-12 4-13 5-13 5-14 5-14 5-14 5-15 5-15

5-1 5-1

5-2 5-2 5-3 5-4

5-5

5-6

5-7 5-8 5-10 5-11

5-12 5-18

14

5-

2/CONTENTS

CONIENTS

■

5.10 Board ID Map Main Menu Options

Other

5.11

.....................................

APPENDIX A

HARD DISK

APPENDIX

TYPES

B

SETTING THE SYSTEM SPEED

...........................

5-14 5-14

3/CONTENTS

Chapter 1

Introduction

This chapter will cover the general specifications and features

Introduction

the SL 486VE.

of

General

1 .1

The SL 486VE mainboard incorporates advanced computer technology next generation compatibility with the original and hardware.

• Co-processor: Support primary CPU with 80486SX for 25/

Support CPU upgrade socket with OverDriven• CPU. All the above are packed

• Memory a Cache:

Write-back/ write-through selectable direct mapped cache controller. Support 64KB/ 128KB/256KB Cache memory size. Two programmable Non-Cacheable regions.

a Memory:

Support 486 burst and EISA burst modes to local memory access. Bank Interleaved Fast Page Mode DRAM access. Support 256KB/ IMB/ 4MB/ to 128MB main memory.

Specifications

based

is

operating systems and applications. Yet, it retains full

of

IBM

in

and Features

the powerful 80486 microprocessor and

on

meet the requirements

to

XT and AT and uses existing PC software

MHz,

33

80486DX for 25/ 33/ 50 MHz

MHz

80486DX2 for 50/

PGA package.

16MB

66

30-pin SIMM module from

or

of

1MB

the

BIOS.

• Support AMI 64

• CHIPSet: SIS85C411/ C420/ C431/ C405/ C406 EISA CHIPSet.

KB

1-1

SL

486VE User's Manual

• Slots: c 8 EISA slots with 6 EISA-master slots

(S7, S8). Two

c

•

Form

1.2

The

jumpers and connectors. (Please refer

The major components and their basic features and functions are outlined as below:

■

The and executes instructions, such as performing calculations, routing informa-

tion, and temporarily storing data. In personal computers, the integrated chip called the microprocessor.

VESA slots (S9, S

slots.

Factor: Baby

Major Components

SL

486VE mainbo~rd is composed

80486

central processing unit is the brain

CPU

(Central Processing Unit)

10)

with one master/ one slave slot or two slave

AT

size, 6 layers PCB SMD design.

to

(Sl

-S6) and 2 EISA slave slots

of

many integrated circuits, chips,

Figure 3 .1)

of

a computer system that interprets

CPU

is a highly

■

SiS/EISA

The

SiS85C405, 85C406, 85C41

486-based EISA system. Such chipset is achieved through a very high level

function integration, system partition and compact and cost-effective product. This EISA chipset consists ing:

c SiS85C405 (Address Buffer)

The address bus. during refresh cycle.

c SiS85C406 (Highly Integrated System Peripheral)

The Highly Integrated System Perpheral integrates all the necessary peripheral control logic used

486

Chipset

l,

85C420, and 85C43 l chipset supports

is

proven to be a highe performance,

Address Buffer is a buffer interfacing between EISA

It also contains EISA bus refresh counter to generate address

in

eisa specific applications. the SiS85C406

of

the follow-

LA

and SA

1-2

of

Introduction

consists multiple EISA masters, the host CPU, Refresh, and seven-channel programmable

of:

an arbitration scheme that allows efficient bus sharing among

DMA

devices; a

DMA

Controller, a

16

level programmable interrupt controller which provides level or edge triggered interrupt capability on a channel-by-chaneel basis; non-maskable interrupt logic for multiple NMI control and generatin; five counters/timers which provide a system timer interrupt, DRAM refresh requests, a fail safe timer, a speaker tone output, and a periodic CPU speed control. Besides, SiS85C406 also integrates the imperative glue logic in EISA system to further minimize the number

of

board components.

o SiS85C411 (System/Cache/DRAM Controller)

The

System/Cache/DRAM Controller provides powerful cache,

and CPU interfaces utilizing the integration

of

faster and configurable

DRAM

memory functions and most efficient cache systems. Its memory logic circuit can respond to the CPU and EISA burst cycle allowign faster transfer operations. With its bank (or double-word) memory interleaving, systems at full speed can attain the utmost memory speed.

o SiS85C420 (EISA Bus Controller)

The

EISA Bus Controller is a generic EISA Bus Controller which

contains all the necessary logic

The

level design.

SiS85C420 provides the state machines that interfaces

to

control EISA bus cycles in the system

to the host, EISA, and ISA buses, and is loosely coupled with SiS85C411 to support 8-, 16-, and 32-bit masters and slaves. SiS85C420, combining with SiS85C406, creates a full feature

of

EISA system board.

o SiS85C431 (EISA Data Buffer)

The

EISA Data Buffer is a general data path chip that provides all the data routing and swapping between the host data bus, memory data bus, and EISA data bus. It also contains parity genertion and detection logic.

■

Real-Time Clock

The

Real-Time Clock contains a self-contained lithium battery which offers

ten years

of

data retention capability.

1-3

SL 486VE User's Manual

■ Real-Time Clock

The

Real-Time Clock contains a self-contained lithium battery which offers

ten years

■ Non-Volatile SRAM

The offers ten years

of

NVM

employs 4K x 4

data retention capability.

of

SRAM and a self-contained lithium battery which

of

data retention. The NVM can keep the EISA system and

add-on card configuration information.

■

BIOS

In addition to reducing space and cost, it allows the user to enable the BIOS

shadow feature for access

to

the fast chip (DRAM) instead

of

the slow one

(EPROM).

■

Jumpers

On

the

SL

486VE there

are

several jumpers which should

be

properly set

according to the system configuration.

Detailed information regarding all jumpers can be obtained from Chapter 3.

■

Connectors

Several connectors are used

to

connect the power supply, keyboard and

LED

indicators. Refer to Chapter 3 for more details.

■

Slots

Eight EISA 32-bit slots with 6 EISA-master slots (Sl-S6) and 2 EISA- slave slots

(Sl,S2

Two

VESA slots (S9, SlO) with one master/ one slave slot

or

two slave slots.

1-4

Chapter 2

Memory Corifiguration

Memory

In this chapter, the by instructions for DRAM module installation and removal. Users are recommended to read through this chapter before installing

2.

1 System Memory

The SL 486VE provides tremendous flexibility on-board DRAM configurations. The on-board DRAM is installed with (Single-In-Line Memory Module). There are two banks slots seated on the SL 486VE

The location and layout in Figure 3.1:

Configuration

SL

486VE DRAM configurations are discussed, followed

of

all the SIMM banks is illustrated below and shown

BANK 0

SI

to

support up to 128

BANK 1

ME

O Y

or

removing memory.

to

support a number

of

MB

of

on-board memory.

of

different

STh1M

DRAM module

Each bank is composed take 256KB, 1MB, 4MB,

of

four standard 30-pin SIMM sockets. These sockets

16MB

SIMM.

2-1

SL

486VE User's Manual

Note that all can not mix 256KB, 1MB, 4MB, or

The SL 486VE board provides 8 sockets for SIMM modules. These 8 sockets are divided into two banks and each bank can accommodate four SIMM sockets. Every bank can accept 256KB, 1MB, ,4MB but all This ability for mixing assorted SIMM modules on the two banks allows the system the memory already on board.

Since this main board installed, there reinstalling the SIMM modules. Please note that there restriction for SIMM installation. In other words, the user must install SIMM modules from left side (bank 0).

2.

1.1

The SIMMs must be seated on the sockets of

the fragility

module.

1.

Align the module so that the pin-1 marking and comer notch correspond The module can

of

the four SIMMs within a bank must be

16MB

modules in the same bank.

of

the four SIMM modules used in the same bank must be the same size.

to be shipped with minimal memory and upgrade without sacrificing

is

designed

is

no jumper for further adjustment when installing

to

automatically scan the total memory

of

the same type; you

or

16MB SIMM modules,

is

a bank ordering

DRAM Module Insertion

as

firmly as possible, and, because

of

the slot, you must be careful when inserting

to

the SIMM socket pin 1 marking at the rear

fit

in

the socket one way only. Do not force

or

removing the

of

the module

of

the board.

it!

or

2. Push the module against the clip arms with your thumbs until a "clicking" sound

is

heard; the little plastic tabs appear

RAM module board, and the clip arms fully grab the module board.

in

the latching holes on the

2-2

Memory Configuration

2.1.2

If

1.

2. The RAM module board will be automatically ejected

3. Take it out

DRAM

Module

Removal

possible, use a SIMM extraction tool; otherwise use the following method:

Carefully use your thumbs

of

sides

the slot.

of

the socket.

to

bend outward the plastic tab ends on both

off

the clip arms.

4. Repeat step 1 through 3 to release the other RAM modules.

2.2 Cache

For

CPU cycles, the content

Memory

Subsystem

of

the cache memory

is

renewed when either the cache read miss or write hit occurs. Tag and data RAMs are both updated in the cache read miss cycles. In the cache write hit cycles, the SiS85C411 updates only the data RAM. In the cache write miss cycles, the 80486 writes data into the main memory (DRAM), while the cache memory remains unchanged. The alter bits

in

the write-back cache are reset

in

the cache update (read miss) cycles

and set in the hit cycles. When the cache is disabled, all the CPU reads

to

the cacheable memory are treated as cache read miss, so both tag and data RAMs are updated. This feature is used to initialize the cache memory before enabling it.

In DMA/master cycles, the cache data RAM hit occurs, to assure the cache coherency. Cache memory OMA/master write miss

or

read cycles for write-through cache. For the

is

written when a writen when

is

not accessed in

write-back cache, DMA/master read hit cycles are conducted to the cache, not to the DRAM. The following

T

Cache

Size

ag

RAM

is

the Cache size options.

Data

RAM

Dirty Bit

Cacheable

Size

64

KB

128

KB

256

KB

Note:The

128

x 8 x 8 16K

32K

16K

x 4

x2

16K

X 4

x2

KB

Cache memory are installed by 4 pieces

X 8 X 4 16K

32K x 8 x 8 16K

x4 x4 x4

X 1

x 1 x 1

16 MB 32

MB

64

MB

of

32K x 8 bit

16K

x 4

x2

BK

SRAM on U30, U31, U32, U33.

2-3

486VE User's Manual

SL

The on-board

DRAM

secondary cache.

reduce the propagation delay

To

"advanced

employs

control signals.

an

The will increase the margin the ACLK can

be

The following is a table

the SRAM for implementing the cache data RAM for various speeds

of

beyond the cacheable size is not cacheable for the

is still cacheable for the 80486 internal cache, however.

It

the chip output buffer, the SiS85C411

of

CPU clock to clock the cache read

clock"

instead

of

advanced clock should lead CPU clock by 3 to 7 ns.

MHz

16/20

of

connected

of

data RAM access time.

CPUCLK to simplify the clock circuit.

to

cache configurations and suggested speed ratings

For

80486 CPU.

Cache Configuraion

Interleave

2-1-2

Non-interleave

2-1-2

Non-interleave

2-2-2

Non-interleave

3-2-3

Interleave

3-2-3

Note:"*"

x-y-z means x-y-y-y burst read and zT write cycle.

25

ns

*

20 20 20 20 20

ns ns ns ns

MHz

33

ns None

20

None

ns

20

ns

20

ns

20

CPU

MHz

CPU

50

Interleave means two banks Cache (64KB/256KB) Non-interleave means one bank Cache (128 KB).

systems,

the

of

MHz CPU

None None

ns

20

ns

20

It

SL 486VE User's Manual

32- Bit Slots

S9

l!!J

8 0

4

2

•

Turbo

JP6

1[ii]

□

Local

Bus

S10

li!J

JP6

[:jJP14

0

s

ITT

T~obSW

J3

J4

~

..

LED

~ ,

Reset Speaker KeyLock

S1

rosc7

l.1Y1m

1

JS

1

....

,

Figure

S3

S2

D

□

b

_L___

JP_s_=_

..

_•_1!!!:J_

CPU

Socket

JP7

"

f•

..

-1

'------"--------'

3.

1

SL

S4

B6C40

..

_J_P9

___

486VE

A]

CPU

SPEED

o_s_c_26/33/,6~ •

~~

JP10

"

Board

LJU18rnU11

1

U7

LJU4

~:

:

~,

JP13

2

/iJ

'flWLJ

Layout

3-2

Jumper Settings and Connectors

Chapter 3

Jumper Settings and Connectors

setting up the SL 486VE before you install

This chapter will assist you

your SL 486VE has already been installed and you do not

a system case.

change the configuration settings, you can skip over this section.

to

wish

If

in

it

Jumper

3.1

The SL 486VE has several jumper switches that must be set to define a system configuration. They are turned off and on over the pins. This is called an opened or a closed jumper. All jumpers must

one

to

be set

Figure 3.1 shows the location

Settings

the possible two settings.

of

the jumpers and connectors.

of

by

placing

removing a cover cap

or

3-1

Jumper Settings and Connectors

The table below summarizes the functions and settings SL 486VE.

each jumper on the

of

Function

Display

of

Type Adapter

Type Selec-

CPU tion

Local Burst Mode Default

Miss

CPU

JP7

Cache Size Setting

Memory

Monochrome Color 486DX

SX

486

OverDrive

Default Default 64K

CPU

Jumper JP14closed JP14opened

JPS

closed

JP9 JPS

closed

JP9 JP1 JP2 JP7 JP3

JP4

JP10 JP11 pin JP12

JP13pin

Setting

,2

pin 1

1,2

2,3

pin opened

1,2

2,3

pin opened

2,3

1,2

2,3 1,2

1,2

3,4

&

closed closed

2,3

&

closed

closed closed closed

closed closed closed closed closed

12

1(

8

JP3

pin pin

JP4

pin 2,3closed

10

JP JP 11 pin

JP12 JP 13 pin

2,3 1,2

1,2 1,2

2,3

closed closed

closed closed closed

3-3

SL 486VE User's Manual

Function Jumper Setting

Cache Memory

Size Setting

VESA

3.2

Th

with

ID Select

Connectors

ere are several connectors located on the SL 486E. They are used to connect

some peripheral devices

on

256K

CPU

Speed >

CPU

Speed< = 33MHz

1 Wa

it

State W

0 Wa

it

State Write

to

enhance the operating performance of the

33M

rit

e

JP3 pin

JP4

JP10pin JP11 pin JP12 JP13

Hz

JP5 JP5

JP6 JP6 opened

2,3

2,3 2,3 4,5

2,3

closed

opened

closed

closed closed closed closed closed

system.

.1

Refer to Figure 3 Their functions are

Connector

J1 J2 JP7

JP6 JP5 Ha JP4 Turbo JP3

for the positions of all the connectors on the mainboard.

li

sted below:

Function

Keyboard Connector

Powe r Supply Keylock Connector Speaker Connector

rdware Reset Connecto r

Switch Connector

Turb o L

ED Indicator

3-4

SL 486VE

to

operate

incorrect

accurate

program

User's

Manual

according to this information.

or

insufficient, the system may not

information

is

supplied.

You

built in the system BIOS.

If

the information it retrieves is

be

able to

do this by means

operate

of

properly until

the

SETUP

4.2.1

When

1.

Although someone may have set up the system for you,you may want

to adjust the system to

Should

You

Run

Setup?

fit

your needs.

2. Whenever you change some components ple, if you

add

a hard disk

or

more memory), you must run Setup to record the new system configuration. memory, the

3.

The

last and most unlikely possibility

CMOS memory.

computer

You

will

prompt you to run Setup.

may never encounter this situation. But

do, you can restore the information by running the Setup.

4.2.2

You can run the built-in

How

to

Recall

the

SETUP

1.

When powering-on the system

Setup

program

Program

When you turn on the system power system case while the system button), the BIOS will

is

fir

st test the functionality

components and display a start-up message similar to the following:

XXXX

Hit

KB

OK

<Del>,If

you

want

The numeral digits will continue to count at the top left This represents the BIOS testing the mainboard memory chips. Before the above message disappears, you can key to run the Setup program.

in

your system, (for exam-

If

you don't do so after adding

is

the loss

in

several ways:

or

press the reset button on the

?

of

information

running (not every system

of

the system

to

run

Setup

of

the screen.

press

the

has

<De

in if

the

you

this

l>

4-2

2.

To

reset the system By pressing system other

environments that support this feature), the system will imme-

<Ctr!>

is

up and running (assuming you

<Alt>

<Del>

key combination when the

are

running

under

diately reset itself and boot up. Before booting up from a diskette hard disk, you can also see the below start-up

Jttit

<Del>,if

you

want

to

run

message:

Setup

DOS

or

Built-in

BIOS

Setup Program

Chapter 4

Built-in BIOS Setup Program

This

chapter

using the Built-in BI OS Setup program and gives some technical information

about

please

change the system's configuration, you can skip this chapter.

Before you start to

how

to detailed information). You may run the Setup program after all should record what the configuration is, and keep it for reference.

4.1

Setup

1.

Install any extra memory SIM Ms.

2. Set

3.

Make

4. Install control cards, monitor, and any peripheral devices and drivers.

5.

Turn on system.

6.

At

7. Type the password

"Always"

8. Choose Standard CMOS, Advanced CMOS

9. Follow screen prompts.

provides detailed instructions on how to configure your system

your

computer

read

this

set

up your system and adjust its

jumper

.

If

you

are

not very familiar with microcomputers,

chapter

setting adjustments have been completed. At this time you

carefully before proceeding.

add

optional devices to your system, you should first learn

jumpers

If

you

do

(Refer to

of

the SL486VE only

Summary

jumper

setup

JP14 for color

all connections to board.

prompt,

in

press the Del key.

if

the Advanced CMOS Setup program.

or

monochrome monitor.

you set the password checking option to "

or

Advanced Chipset Setup.

not

want to

Chapter

Setup"

3 for

or

4.2

BIOS

Every AT-compatible erwise called "non-volatile "RAM. It stores information about your and

peripheral

information even after you turn

A

com correctly when powered on. A specia l type Input

the mainboard. The BIOS reads information from the CMOSmemoryevery time you power on the computer.

puter

Output

Setup

computer

device configuration. Unlike ordinary

needs to know certain things about itse

System) is conta ined in read-only memory

has battery supported CMOS memory oth-

off

your computer.

of

software called BIOS (Basic

It then

in

structs the

CPU

RAM,

lf

so it can

(ROM)

and

computer

it

retains the

ope

chips on

other

devices

rate

4-1

3.

When

the BIOS In the self-test process, configuration information

display

an

error

action; for example:

Run SETUP Press

I

<Fl>

Built-in

prompts

you

if

the BIOS detects inconsistent

or

some physical system

message on the screen, and

UTILITY

to

RESUME

BIOS

prompt

Setup Program

or

incorrect

error,

it

will

you to take

4.

Press the To

Enter

If

you set the passwon.l checking option to the " field "Del"

<Fl>

key, and continue.

password

in

the Advanced CMOS Setup program, after pressing the

key to run the Setup program, the

Enter will be displayed on the screen. Refer to section 4.6, Using the Change Password Setup.

4.2.3

When

Running

the SETUP

Program

you call up the Setup program, the screen displays a "main

similar to the following:

BIOS SETUP PROGRAM-

(C)

1991 .American Megatrends Inc

STANDARD CMOS SETUP

ADVANCED CMOS SETUP

AUTO CONFIGURATION WITH BIOS DEFAULTS

ADVANCED CHIPSET SETUP

CHANGE PASSWORD

WRITE TO CMOS

DO

NOT

WRITE

AMI

BIOS SETUP UTILITIES

.,

JIJI

Rights Reserved

AND

TO

EXIT

CMOS AND EXIT

Setup"

or

"Always"

password message

menu"

Standard CMOS Setup for Changing Time, Date, Hard Disk Type, etc.

ESC.EXIT

Figure

,I,

➔

~Sel

F2/F3.Color FlO.Save&Ex1t

4.1 BIOS Setup Main

On-screen instructions at the bottom

program.

Menu

of

the screen explain

Options

how

to use the

4-3

SL 486VE User's Manual

The

following is a

■

STANDARD CMOS SETUP

Display the standard CMOS Setup screen to check

configuration information. The standard CMOS setup displays the date,

time, floppy type, hard disk type, video type, etc.

brief

description

of

the six options

of

the Setup main menu:

or

modify general

■ ADVANCED CMOS SETUP

The

ADVANCED CMOS options for the user, including the above l area for shadow.

■

This Setup option The chipset registers control most

BIOS,coprocessordetection,

ADVANCED CHIPSET SETUP

is

■ AUTO CONFIGURATION WITH BI

This option allows for automatic configuration Advanced CMOS Setup/Advanced Chipset Setup with the BIOS defaults.

■

CHANGEPASSWORD

The

password system. The user can change the current password stored accessing this option.

■

WRITE TO CMOS AND EXIT

Choose this option to save the changes you have made Setup"," to reboot the system.

■

DO NOT WRITE

Choose this option to abandon all previous settings and then exit to the system.

To

choose an item from the Setup main menu, move the cursor to

line using the

The screen will display a warning message as below:

is

required for entering the Setup program

Advanced Setl)p" and "Advanced Chipset" options, and then exit

Up<

i > and

SETUP

for the user who wishes to program the chip set registers.

TO

CMOS AND EXIT

of

Down<

option

is

used to set the various system

MB

memory test, scratch

video

ROM

shadow and system

the system options

OS

DEFAULTS

of

..1-

>

arrow

keys and press

in

the computer.

all the options

or

booting your

in

the CMOS by

in

the "Standard

appropriate

<Enter>.

RAM

ROM

in

the

reboot

4-4

Built-in

BIOS

Setup Program

BIOS SETUP

991

(Cl 1

Improper Use of Setup

If

System Hangs, Reboot System and Enter Setup

Do

Hit

< ESC > to Stop Now, Any Other Key to Continue

Figure 4.2

4.3

Running

To

check

CMOS

or

SETUP"

the

modify the general system configuration, choose "STANDARD

from the Setup main menu and press

PROGRAM-

American Megatrends. Inc

Any

of

the Follo'Mng After Entering Setu p

(i) Alter Options to Make System Work

(ii) Load BIOS Setup Defaults (i

ii) Load Power-On Defaults

BIOS Setup Warning Message

Standard

will display the following:

BIOS SETUP PROGRAM - ADVANCED CMOS SETUP

Date (mn/date/year): Tue, Jan 0

Time

(hour/min/sec): 01 :

Ha

rd

disk

ima

ry display:

C:

drive drive B:

Hard disk D: type: N Floppy Fl

oppy Pr Keyboard:

type:

A:

47 = USER TYPE

ot

1.2 MB, 5 1/ Not

VGNPGNEGA

Installed

1,

19:

01

Installed

1980

4"

WARNING INFORMATION

.,

,1\11

Rights Reserved

May

Cause Probl

CMOS

ems

by

Pressing the

Setup

<Enter>.

.,

All

Rights Reserved

memory

Base Ext.

memory

Cy

ln Head

981

Wpcom

10 0 0

Su

n

Mon

Tue

31

30

6

1

7

8

LZone Sec Size

!!

Wed

2

9 10

<De

17

Thu

3

l > Key

The

: 640

: 256

screen

KB

81

MB

Fri

4 5

11

Sat

12

Month: Jan Date Year

ESC:Exit

, Feb, ............. Dec

: 01, 02,03 ...........

: 1901, 1902, ................ 2099

{-

➔

t

f--'.Select F2/F3:Co

Figure 4.3

The Standard CMOS Setup

..

........

lor PU/PD

31

:Modify

13 14

20

21

27

28

4

3

16 17

15

23

22

30

29

6

5

Program

18

24

25

31

1 2

7

8 9

Screen

19

26

4-5

SL 486VE User's Manual

On-screen instructions use the program. After making all selections, return

to the main menu program to choose

■

Date

In

the

Date

fields,you manually set the electronic

only

if

the values

■

Time

Time fields include hour, minutes, seconds, but you can only set the value hour

and minute. Check and adjust these fields according to your clock

wrist watch.

■

Floppy

In

this field you may specity the capacity and format

installed

■

Hard

In

these fields, you specify the physical and electronic

"standard" include the read/write head landing zone,

The

BIOS provides

select

Drive A and B

in

your system.

Disk

hard

number

the

appropriate

C: and Hard

< PgU p > and < PgDn > keys. The relevant specifications

drive will be immediately displayed on the corresponding field positions.

If

for some reasons your particular drive simply scroll down arrow

keys to move to the Cyln(Cylinders), pensation), in the the

drive based on the input cylinder, head and sector

the result on the capacit.y field for your reference. Refer

■

Primary

In

the display field, you specify the display

■

Keyboard

This setting during

LZone(Landing

appropriate

to

Appendix

Display

is

used to select "Installed"

the

Power

in

the lower left

are

incorrect.

Disk

disk drives installed

of

cylinders and heads, write pre-compensation time,

number

46

predefined types

type by scrolling

to

select type 47, then use the left < <- > and right <

Zone),

values.

On

The

Setup

A for the table

Self Test. Normally, it should be set as "Installed".

corner

D:

in

your system. Relevant specifications

of

is

and Sec(Sectors) fields and directly key

program

of

hard disk types.

or

of

the screen explain

press

< ESC > key and then

another

sectors

of

popular

forward/backward

not

one

Head,

adapter

"Not Installed" for the keyboard

Setup program.

calendar

per

of

WPcom(Write Pre-Com-

will calculate the capacity

on the main

of

the floppy drives

properties

track.

hard disk drives. You

of

the 46 predefined types,

numbers

installed

in

how

board

of

using

the selected

and display

your system.

the

➔

to

of or

>

of

4-6

Built-in

BIOS

Setup

Program

Memory

Base

■

A small section in the

information

status amount. status

4.4

When main

Above 1 MB Hard Disk Type 47 RAM

System

External Cache Internal Cache Pass=rd

Video

===I

They

detected

Running

choose.the

you

the

menu,

Memory

Boot

Checking

Shadow

ROM

ESC :Exit F5:Old Values F6:BIOS Setup Defaults F7:Power-On Defaults

on

updated

are

by the BIOS self-test; no manual change is allowed.

the

screen

Test

Lock

Num

Up

Memory

Option

C000,32K : Enabled

➔

.j,

and Extended

right

upper

Memory

corner

the screen displays

of

your system, including base

automatically by the Setup

Advanced

"RUN

Advanced

CMOS

displays the following menu:

All

.,

sabled

Di

:

kea

tr.

: DOS 1KB : On

: Enabled

ed

: Enabl : Setup

Sel (Ctrl)Pu/Pd

:Modify

extended

and

program

Setup

Setup"

Rights Reserved

F 1 :Help F2/F3:Colo r

option

important

memory

according to

in the Setup

~

a lot

if

memory

Screen

memory is

of

area

The

Figure

Above

■

You can disable

4.4

1 MB

t):iis

Memory

option to bypass the memory test

installed in the system,

Type

Disk

Hard

■

this field

The

purpose

of

Program

Advanced

CMOS

Setup

Test

you can enable this option to test all the memory.

or

Area

RAM

47

the

to specify the

is

address

of by the system BIOS for storing extended information, such as to save the definable drive type 47. You have the following options:

• 0:300 reserve the stack

To

area

address

at

30h:0.

used

user

4-7

SL

486VE User's Manual

•

DOS

1KB

To

reserve the top 640

size

■

ofbase

System

memory by 1 KB.

Boot

Up

This option can set the "Num Lock" key

Num

KB

Lock

in

the

DOS

base memory and reduce the

to

"On"

or

"Off'

after system

boot

up.

■

External/ Internal Cache

Due

to constraint

not

be high enough to catch up with the speed

at

every step

of

technology, speed

of

program execution, the CPU must wait for the

Memory

of

currently available

of

the

CPU,

DRAM

may

which means that

DRAM

to

respond . In fact, for

kind You can have a dual cache architecture - internal (from the

CPU

of

fast RAM chip

to run faster, the system must be designed to use

-SRAM

(Static-column

RAM).

CPU)

& external

another

cache (from the SRAM).

■

Password

The

purpose

Checking

of

this field

Option

is

to

determine whether the password

is

asked for

in every boot (set to "Always") when entering into the Setup program (set to

or

"Setup")

never asked for (set

to

"Disabled").

■

Video ROM

Shadow

Choose these two options for better video display performance. It enables the shadow RAM operation for the video BIOS

or

EGA.

The

VGA or

32 K

ofROM

video card should be checked to see whether it has

.

on

display

cards

such as

16

K

4-8

4.5

Running

To Setu

program

p"

the registers

option from the Setup main menu and press

will display the

the

Advanced

of

following menu:

Built-in

Chipset

BIOS

Setup

Program

the chipset, choose the "Advanced Chipset

<En

ter

> .

The

screen

Auto-Configuration DRAM Speed DRAM Write Cache Write Back Cache Write Cycle Cache Burst Read Cycle BUSCLK Selection Non-Cacheable Area 1 Non-Cacheable Area 1 Size Non-Cacheable Area 1 Start Non-Cacheable Area 2 Non-Cacheable Area 2 Size Non-Cacheable Area 2 Start : Disabled COOO

OOO

F DRAM

1/0 Recoverv Select :

Cf:.S

pulse

Shadow

RAM Cacheable : Disabled

Hidden

Refresh : Disabled

ESC:

Exit

F5: Old Values F6: BIOS Setup Defaults F7: Power-On Defaults

Sel (Ctrl) Pu/Pd :

Figure

■

Auto-Configurati

If

enable

d,

following

: Enabled

: Slowest

Width

: 2T

: Disabled : 3T

: 1T

: 7.159MHz :DRAM : OKB : Disabled : DRAM

0KB

:

11

4.5

The

on

parameters

BCLKs

Modify

Advanced

will

be automaticallyconfigured with values

depending on CPU clock speed:

•

DMA

Speed

•

DRAM

Write CAS Pulse Width

• Cache Write Cycle

• Cache Burst Read Cycle

• BUSCLK Selection

If

disabled, user selected values for above

available options

are

listed belo

w:

• Disabled

• Enabled

/\II

Rights Reserved

Fl:

Help F2/F3:

Chipset

parameter

Color

Setup

s will

be

t---

~

used.

The

4-9

SL

486VE User's Manual

■

DRAM

There Faster used.

■

DRAM

The

option

writes

The

available options are as follows:

• 2 T

• 1 T

■

Cache

If

disabled, cache is write-through. back the main memory are much slower than writes to the cache.

cache cache before written into the main memory .

the write-back cache over write-through cache

■

Cache

During hold time for cache read hit.

■

Cache

Due

to constraint for technology, speed

not

be high enough to catch up with the speed

at

every step respond. when

Moreover, CPU extension, except for some SRA Ms that can be high enough to catch up with the

speed

The

available options

• 2-1-1-1

• 3-1-1-1

• 3-2-2-2

Speed

will be plenty

for

33

If70/

80ns

Write CAS Pulse Width

determines the

data

into the local

Write

cache

can offer higher performance than a write-through

is

also favored when a memory location

Write Cycle

CPU

Burst

This option determines the

CPU

read data to SRAM.

the setting

is

of

high

of

CPU

of

timing marging if the user

MHz,

and Slowest for 50

DRAMs

cycle,

DRAM

of

program execution, the

speed,

.

are

used, faster speed option can

number

DRAM.

Back

it

is

used as a write latch function to

write, while

Read Cycle

depends

are

on the speed

the timing

as follows:

adopts

MHz,

even when

of

wait states to

If

enabled, cache

is

written several times

The

is

in

hold acknowledge cycle it indicates

of

currently available

of

the

CPU

must wait for the

number

of

the

SRAM processing

Fastest for 25

IOOns

be

kept

when the

is

write-back. A write-

The

performance advantage software

cycle times to be inserted

support

CPU,

CPU

dependent.

which means

and

SRAM.

data

MHz,

DRAMs

selected.

CPU

if

writes to

write-back

in

longer

SRAM

If

needs

are

the

of

data

may

that

to

the

an

4-10

Built-in

■

BUSCLK

The

BUSCLK used to specify the I/OBUSCLK clcok source used by the system. does

not

The

available options are listed below:

• 7.159MHz

•

CPUCLK/2

•

CPU

•

CPUCLK/3

•

CPUCLK/4

•

CPUCLK/5

•

CPUCLK/6

•

CPUCLK/8

■

Non-Cacheable

In some applications, users desire a block mainboard provids two programmable non-cacheable regions to serve this function. memory memory, desire the AT at the overlapped memory space, the two non-cacheable regions can be used to disable the on-board

Selection

need

to change this settings.

CLK/

2.5

The

memory residing on the AT add-on

space

is

CPU

access

add-on

is

an

output

(is recommended for

(is recommended for 25 MHz) (is recommended for 22 MHz)

(is recommended for 50 MHz)

Area 1

mapped by both the on-board

will

memory

/2

be conducted to the on-board

to

be accessed instead

DRAM

in

the proagrammed space.

clock for the I/O channel. This field

16

& 20

of

memory not to be

BIOS

MHz)

is

non-cacheable.

DRAM

of

and AT

DRAM.

the on-board

Setup Program

The

user

cached.

The

When

add-on

If

users

DRAM

a

■ Non

For reserve some memory space for use.

1/2 can be as small as 64KB 1/2 Start

■

This function

■

If

enable this memory cacheable.

■

If

memorycacheable

-Cacheable

some special I/O

is

set to

Non-Cacheable

is

COOO

Shadow

you have a shadowing

FOOO

Shadow

you have a shadowing

/'vea 1/2 Size

cards

be

"Disabled" as default value .

Area

to set the address

RAM

function.

which need to use system memory, you should

or

as large

1/2

Start

ofNon-Cacheable

Cacheable

of

the video BIOS at

Cacheable

of

the system BIOS, you can enable this option for

The

as

size

4MB.

of

the Non-Cacheable

The

Non-Cacheable

Area

1/2 from starting .

C0OO

Shadow

RAM,

Area Area

you can

4-11

SL 486VE

■

Recently the speed

refresh cycle is

200ns minimum, for example. In a system with cache, most

accesses

the

■ 1/0

This field add-on at

'1ow" value to

The

• 3 BCLKs

• 4 BCLKs

User's

Manual

DRAM

available options

Hidden

is

are

referred to the cache so that the

is accessed by the

Recovery

is

used to specify the

card that cannot work properly.

Refresh

of

DRAM

getting shorter.

Select

enhance

the

are

as follows:

1/0

is

becoming faster so the time needed

The

refresh cycle time for the IO0ns

DRAM

CPU)

is

significantly

1/0

command recovery time except for some

It

is

recommended

performance.

usage

reduced.

• 5 BCLKs

11

BCLKs

•

4.6

Using

To

change the password, choose the

the Setup main menu and press

1.

the

If

the

CMOS asked to message:

!

Enter

Change

is

bad

enter

new password.

NEW

Password

"CH

<Enter>.

or

if this option has never been used, the user is

Password

:

Setup

ANGE

The

PASSWORD"

screen will display the following

per

DRAM

of

the

CPU

(percent

to set this option

of

time

GptiGa from

4-12

If

you want to disable the password function, you can

ter>

key to return to the Main Setup menu.

2.

If

the

CMOS password, the user The

screen will display the following message:

I

Enter

the

is good

Current

correc

or

if

this option has been used to

is

asked for the password stored

Password:

t password and continue to change the password.

press < En-

enter

in

the

CMOS

the

.

Built-in

BIOS

Setup Program

After pressing the current password , you can change the

in

the CMOS.

To

change the

Enter

Re-E

NEW

Pr

ess

4.7 BIOS

After entering setup choices, the system will reboot. The setup s system information will

ude

incl AMI

BIOS performs various diagnostic tests at the time the system is turned

on.

Whenever

a few short beep s before several short beeps.

If

the

error

the

error

The password can be at most 6 charact pas

sword, please follow the steps below:

NEW

Password:

I

nter

NEW Password:

Password Installed:

<Ente

r> and return to main menu, I

Errors

ERROR

the display device

is

messages concerning the system

an

error

or

is

FATAL, the system halts after reporting the FATAL

NON-FATAL, the pro cess continues after reporting the error.

f-1-

-------

te:

No

and

Messages

appear

is encountered during these tests, there will be

an

error

on screen along with messages.

displayed on the monitor.

is

initialized, the system reports the

If

word function, you can

<E The appear powered on.

-~

you want to disable the pass-

nter

> key

password

when

or

ers

long.

prompt

setup .

If

pas

in

this option.

the

sword stored

pre

ss

will not

sys

tem

is

ummary

error

The

error

erro

and

se may

either

occurs

with

r.

If

4-13

SL 486VE User's Manual

4.7.1

These

4.7.2

These

4.7.3 Fatal Errors Sho\M1 in

Fatal Errors

errors

are conveyed through a number

Beep

Count

1

2 4

5

6

7

9

Non-

Fatal Errors

errors

are conveyed as one long beep followed by several short beeps.

Beep

Count

3 Conventional and Extended

8 Display Test and Vertical and Horizontal Retrace Test Failure

Through

Beeps

of

Meaning

DRAM Refresh Failure Base 64 System

Processor Failure

Keyboard Controller-GATE Virtual ROM-BIOS CheckSum Failure

KB

RAM Failure

Timer

Failure

Mode

Exception Error

Through

A20 Error

Beeps

Meaning

beeps.

Memory

Test Failure

Display

When these errors are displayed, the screen is cleared,and the display

is

followed by a line saying SYSTEM HALTED.

1.

CMOS INOPERATIONAL: indicates failure

of

CMOS shutdown

register test.

2. 8042 GATE-A20

ERROR:

3. INVALID SWITCH

4.

DMA

5.

6.

DMA DMA

ERROR:

# 1

# 2

DMA ERROR: DMA ERROR:

error

in

getting into protected mode .

MEMORY FAI

LURE

controller page register test failed.

Unit l register test failed .

DMA

Unit 2 register test failed.

error

message

4-1

4

Built-in

BIOS

Setup Program

4.7.4

There

1.

Non-

are

two types

One

Fatal Errors In

of

errors

that

requires you to

Display

in

this category:

press

the

Fl

key and give you the option

running SETUP. One

2.

4.7.5

1.

2.

3.

that requires you to press the

SETUP

Errors With Setup

CMOS failure

CMOS a failure

CMOS

option.

Option

battery state low indicates failure

in

the set and checksum tests.

system options not set indicates failure

in

the set and checksum tests.

checksum failure indicates CMOS battery low

Fl

key and

of

don't

CMOS

of

CMOS

give you the

battery

or

a failure in

the set and checksum tests.

4.

CMOS

display type mismatch indicates failure

of

display verifica-

tion.

5.

CMOS

memory size mismatch indicates system configuration

setup failure.

6. CMOS time & date not set indicates system configuration verifica-

error

tion

1.

Errors

CH-2

4.7.6

2. keyboard

3. KB/Interface

and setup

Without

timer

error

4. Display switch setting not

error

(in timer).

Setup

Option

indicates channel 2,1,0 timer test failure.

indicates keyboard test failure.

error

indicates keyboard test failure.

proper

indicates display type verification

error.

5. Keyboard

6.

FDD

error HDD

7. error

8. C:Drive

9. D:Drive

is

locked .... Unlock it.

controller

in

diskette setup.

error

indicates system configuration verification

controller failure indicates system configuration verification

in

hard disk setup.

error

indicates hard disk setup

error

indicates hard disk setup

error.

10. D:Drive failure indicates hard disk failure.

or

and

of

a

or

4-15

Chapter 5

EISA

Configuration Utility

E ISA Configuration

The

EISA Configuration Utility software utility from American Megatrends, Inc. configures EISA (Extended Industry Standard Architecture) computer systems.

EISA systems and the

older

ISA designs. The EISA configuration Utility was created to auto-

mate this configuration process in EISA systems. The

ECU

permits the user to configure an EISA computer. into account the needs ures the EISA devices and sets and maintains system parameters, storing them in EISA CMOS

ECU

or

must

added,

by

conflicts necessary system resources.

The physically provided erboard and EISA

adapter

contention issues between adapter cards, since it assigns all

be

executed every time ISA

removed,or moved. The

the CFG ( configuration) files that accompany the EISA moth-

or

of

RAM.

ISA

cards

all

adapter

Utility

are

much more complex and flexible than

The

cards in the system.

The

ECU

guarantees that there will

ECU

cards.

or

operates on the information

EISA

The

adapter

ECU

cards

takes

config-

be

no

are

5.1

EISA

is basically a superset based on allow 32-bit memory addressing to be used by the bus mastering devices. The above devices can also use eit data

transferring.

5.1.1 E ISA/ISA Differences

An

important different between ISA and EISA is that in EISA systems,

configuration is done through software, rather than the hardware switches

Specification

an acronym for Extended Industry Standard Architecture. EISA

of

the Industry Standard Architecture (ISA), which

IBM's

original PC/

AT

specifications. The EISA specifications

CPU, D MA

her

16-bit

devices, and

or

32-bit

is is

5-1

SL 486VE

User's

Manual

used by an ISA system. In other words, use, and the card

are

and

jumpers

5.1.2 EISA Bus

The

EISA computer has 32-bit expansion slots that

8-bit and 16-bit

The

pins.

IRQ

and

OMA

lines for an EISA motherboard

configured using an

ECU,

to perform the same function.

Specification

upper

PC/XT/AT 98

pins are exactly the same as the standard

expansion slots. EISA expansion slots have 188

1/0

ports,

ROM

addresses, memory

where an ISA card uses

are

fully compatible with

AT

and

adapter

DIP

switches

pinouts.

The

lower 90 pins are used for EISA bus signals.

The

EISA bus

a wider 32-bit bus, it also provides a maximum

An

ISA bus can transfer data

is

much faster than the ISA Bus. Not only does EISA provide

33

MB/sec bus transfer rate.

at

only 8 MB/sec. EISA achieves this higher

throughput using high-speed burst mode transfers, which take only one clock

cycle. Normal (ISA compatible) transfers take two clock cycles.

EISA Bus Rate Versus the

Attribute

Burst

Transfer Rate 33 MB/sec

OMA characteristics

ISA

EISA Bus

Supports OMA

Bus Rate

8, 16, and

32-bit

8 MB/sec Supports

OMA

ISA Bus

at

O wait states

8 and 16-bit

OMA Tran sfer Rate 33 A:lapter Bus Master In Configuring

Cards

5.1.3 EI

A practical benefit and

Card Pin

SA

adapter

Count

A:lapter

Configuration

of

EISA

cards. That means an end to

5-2

MB/sec

188

pins

telligent

Auto configuration

through

DIP

setting still available.

Bus Master

ECU.

sv,,itch and

Utility

is

automatic configuration

jumpe

Features

1 to 98 No Bus Only

jumper

r

setting available.

DIP

switches,

4MB

/sec

pins

master

DIP Sv-.itch and

of

system resources

jumpers,

and

Configuration Utility

EISA

installing configuration files, although switch configurations

ISA and EISA to maintain compatibility.

both

for

provides a product identification mechanism for system

EISA

computer

The

cards. Power-On Self Test (POST) for the

in EISA Extended CMOS

stored

ID accordingly.

EISA configuration scheme has the following characteristics:

The

• An

• A software interface to the

• CFG files for the

• CFG files for the motherboard and

• EISA Extended CMOS

• A mechanism to save and restore the configuration parameters.

• BIOS routines to read and write to Extended CMOS

• Automatic detection and initialization

• 1

ECU

boards and

configuration process.

BIOS during POST routines.

ofl/O

KB

card) .

er

automatically interrupts each device during the BIOS

product

RAM

(EISA Configuration Utility) for configuration

adapter

address space for each EISA expansion device

cards.

ECU

ECU.

RAM

identifier, compares it with the

and configures the

used by CFG files to control the

adapter

of

cards.

adapter

to store configuration parameters.

are

adapter

RAM.

cards by the

still allowed

adapter

and

card

mother-

of

(adapt

-

Configuring Your Computer for the First Time

5.2

first time you set up your EISA computer and any time you change the

The

removing an EISA

configuration by adding configure your system with the EISA Configuration Utility program. When the configuration process computer's you use your computer.

The diskette provided with your computer. Before you use this diskette to run the Configuration U tilityprogram, we recommend that you make a backup copy. This ensures that you will be able

damaged

is

nonvolatile memory where

EISA Configuration Utility program

lost.

or

completed, the configuration is stored in the

is

it

run the program

to

or

available to the system whenever

on the System Configuration

is

the origina l diskette

if

board,

ISA

you must

5-3

SL 486VE

5.3

The a floppy drive.

Hard

Simply copy all

hard disk drive.

Inst

ECU

Disk

User's

alling

is

easy to install and can

Drive Operation

Manual

the ECU

be

used from either a hard disk drive

fil

es from the

Make

sure all CFG files are copied to the same directory.

ECU

floppy disk to the same directory

on

or

the

Floppy

You can execute the

Make a backup copy

You may have to run the

drive must

System

The sary to successfully use the E CU:

EISA

Drive

ECU

from a floppy drive.

of

the AMI

be

configured by the

Requirements

following are the minimum hardware and software requirements neces-

• MS-DOS Version 3.2

• 640

• 1.2

The

• CFG .

• EISACFG .HLP

• Several CFG files for ECS products.

Additional file can be created as the

• the CFG .ISA

• .CMS files are created

KB

of

RAM

MB

Floppy disk Drive and a hard disk drive, monitor and key-

board.

Configuration

ECU

floppy disk should contain the following files:

EXE

the

ured

.INF files.

Memory

Files

ECU

file

is created when any ISA

ECU

floppy disk to use as a working copy.

ECU

from a floppy drive ECU

before it can

or

later

(EISA Configuration Utility)

Help file

ECU

in

the EISA configuration process, as are

if

the system hard disk

be

used.

is executed.

adapter

card

is

config-

5-4

CFG Files

Each

adapter

floppy disk. A

as

well

ECU

the

system resources that the

D

MA(Direct

1/0

Address in the system running

card

in the

EISA

system should

card's

CFG

file contains detailed information

as

the functions

possible configuration choices for

Memory

Ports,

and

the

ECU.

that

the

card

adapter

Access) channels,

and memory space.

the

CFG

file for the

CMS File

The

CMS file contains a written into the system's Extended for a CMS file matches the configuration.

Each

copy

of the configuration information

ID

of

CMS file should have a

INF File

The

INF

file contains detailed information

switch

and

jumper

and

resource allocation. command should have a

to recall information

settings, software statements, connection statements,

The INF

on

corresponding

CMS file.

EISA

Con.figuration Utility

come

with a

CFG

can

perform.

card

needs. System resources include

IR Q (Interrupt

Be

sure all

motherboard

CMOS

the system

about

file is used

a saved configuration.

The

CFG file tells the

the

adapter

Request)

CFG

files for all

are

available

Memory.

board

corresponding

The

that was used in the

a configuration such

by

the "Display/Print"

card

default

INF

Each INF

on

file

the

card

and

lines,

cards

before

that

name

file.

on

the

is

as

file

~

Running

The

ECU

opera

files that

The CMOS configuration information the battery

t

hen

Extended

accompany

ECU

stores configuration data in a battery-backed

RAM.

runs

either

reconfigu

CMOS

the

EISA

tes on the information provided

the

When

an EISA system is

down, the contents

re

the system

RAM

from a backup source.

Configuration

EISA

mainboard

and

initializes all

of

or

by

and

EISA

pow

ered

adapter

CMOS

copy

RAM

the configuration

Utility

the

CFG

(Configuration)

or

ISA

adapter

EISA

on, the BIOS

cards

in the system.

can

be

lost. You must

Extended

read

data

cards

s this

If

to EISA

5-5

.

SL 486VE User's Manual

5.4.1 Main Menu

The

main menu outlines the six steps involved in configuring an EISA system. Steps 1, 2, and 3 are optional. keys to move to a step and then press

To

select a step, use the

<Enter>

up

and down cursor

• You may also select a step by pressing its item. The

following sample screen shows the

ECU

Main Menu.

EISA

Step

Step2

Step3

Step4

CONFIGURATION

Step 2: Add and Remove Boards Step

3:

Change Configuration Settings

Step

4:

Save Configuration

Step 5: View Switch/Jumper Settings

6:

Step

[Select=

1

Exit

Enter

[Exit=

ESCJ

[Help=

About EISA Configuration This step displays mformation for users who are EISA and EISA configuration .

Add and Remove Boards This step boards. Most added

Change This settµigsl9r settmg will remam set to therr default state.

is

optional.Use this step to manually

by the

boards

ECU.

Confi~ration

steI?.

is

optional.Use anyb9ard

Save Configuration This step saves the RAM

and into a backup file (the CMS

confi~ration

UTILITY, Release 2.01

Fl]

[Utilities

are

Settings

in

the ~ystem.

=F9)

add

automatically

detected

this step to change configuration

If

you skip this step, all

setting to EISA CMOS

file).

new

or

delete

to

and

Step5

5-6

View Switch/Jumper Settings. This step displays how to set any board that

is

switch

or

jumper

DIP

switches and

configurable.

jumpers

on

Configuration Utility

EISA

Step6

5.4.2 Using H~lp

help window may be accessed

The

While in the help system you may scroll the window up

down cursor keys.

and

up

help window includes a menu with three buttons

The window:

About

AMI

Back

Contents

Quit

Exit

Thi~ step exits to the operating

settmgs were changed, you ing the system so tfiat tlie

any time by pressing the

at

and Remove Boards)

(Add

Step2

ECU

Step3 (Change Configuration Settings) Step4 (View Switch/Jumper Settings) Step5 (Exit)

Press F2 to redisplay the last help topic that was shown. Press F3 to display the table

help system. Press ESC to exit from the help system and

ECU.

S)'.Stem.

given the option

are

settings

new

contents for the help system

of

any.configuration

If

take effect.

will

down using the

and

the bottom

at

of

<Fl>

return

reboot-

key

the

of

to the

5-7

SL 486VE User's Manual

5.5

About

EISA

Configuration

Use the cursor keys to move the menu

The

screen will display the following:

.

About EISA Configuration and AMI

The

EISA Configuration Utility from American Megatrends, Inc. configuresEISA (Extended Industry Standard Architecture) compute,

systems ....................... .

EISA systems and adapter cards

CFG

ECS SL486VE (Socket 2) SL-486VE user manual

Specifications and Main Features

Frequently Asked Questions

User Manual