DIGILENT DIGIL 410-292-1 Datasheet

Page 1
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
1
Nexys A7
D.0
out of 11
2018
PMOD, I/O
D1 D2

VCC3V3

GND GND
GND GND
D5 D6
VCC3V3
GND GND
GND GND JD1 JD2 JD3 JD4
JD7 JD8 JD9 JD10
JC1 JC2 JC3 JC4
JC7 JC8 JC9 JC10
200
R1
200
R5
200
R9
200
R13
200
R17
200
R21
200
R25
200
R29
200
R2
200
R6
200
R10
200
R14
200
R18
200
R22
200
R26
200
R30
6
1 2 3 4 5
Pmod 2x6
12
7 8
9 10 11
JD
6
1 2 3 4 5
Pmod 2x6
12
7
8
9 10 11
JC
SW0
SW1
SW2
SW3
SW4
SW5
SW6
SW7
10K
R35
10K
R37
10K
R38
10K
R40
10K
R42
10K
R46
10K
R43
10K
R48
SW0 SW1 SW2 SW3 SW4 SW5 SW6 SW7
VCC3V3
GND
LD0
LD1
LD2
LD3
LD4
LD5
LD6
LD7
330
R33
330
R34
330
R36
330
R39
330
R41
330
R44
330
R47
330
R50

LED7

LED6

LED5

LED4

LED3

LED2

LED1

LED0

SW8
SW9

SW10

SW11

SW12

SW13

SW14

SW15

10K
R56
10K
R58
10K
R64
10K
R66
10K
R68
10K
R71
10K
R69
10K
R73
SW8 SW9 SW10 SW11 SW12 SW13 SW14 SW15
VCC3V3
GND
LD8
LD9

LD10

LD11

LD12

LD13

LD14

LD15

330
R52
330
R54
330
R57
330
R65
330
R67
330
R70
330
R72
330
R74

LED15

LED14

LED13

LED12

GND

LED11

LED10

LED9

LED8

D9 D10
VCC3V3
GND GND
GND GND
6
1 2 3 4 5
Pmod 2x6
12
7
8
9 10 11

JXADC

XADC1_P XADC2_P XADC3_P XADC4_P
XADC1_N XADC2_N XADC3_N XADC4_N
10K
R45
10K
R49
10K
R51
10K
R53
10K
R60
10K
R63
10K
R61
GND

BTND

BTNR

BTNL

BTNU

10K
R62
VCC3V3
10K
R59
10K
R55

BTNC

BTNL

PTA-142

BTNR

PTA-142

BTNU

PTA-142

BTND

PTA-142

BTNC

PTA-142
D3 D4
VCC3V3
GND GND
GND GND
D7 D8
VCC3V3
GND GND
GND GND
JA1 JA2 JA3 JA4
JA7 JA8 JA9 JA10
JB1 JB2 JB3 JB4
JB7 JB8 JB9 JB10
200
R3
200
R7
200
R11
200
R15
200
R19
200
R23
200
R27
200
R31
200
R4
200
R8
200
R12
200
R16
200
R20
200
R24
200
R28
200
R32
6
1 2 3 4 5
Pmod 2x6
12
7 8
9 10 11
JA
6
1 2 3 4 5
Pmod 2x6
12
7
8
9 10 11
JB

VCC1V8

Analog Devices
Chinese ROHS
ROHS
CE
Xilinx
Foot
F1
Foot
F2
Foot
F3
Foot
F4
Digilent Inc.
Page 2
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
2
Nexys A7
D.0
out of 11
2018
1K

R113

510

R115

100

R127

100

R128

VGA_HS VGA_VS
2K

R112

VGA_G0 VGA_G1 VGA_G2 VGA_G3
4K

R111

VGA_R0 VGA_R1 VGA_R2 VGA_R3
S1
S2
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
DB15F
J2
1-1734530-3

VGA_B3

VGA_B1 VGA_B2

VGA_B0

1K

R119

510

R120

2K

R117

4K

R116

1K

R125

510

R126

2K

R123

4K

R122

RED BLUE

GREEN

HS VS

VGA_SHIELD

1MEG

R114

1nF/250V
C1
GND
GND
TP
RED
BLUE GREEN
HS
VS
6
1 2 3 4 5
1x6
J3
GND
CE
1
CD
2
DP
3
CC
4
CG
5
A4
6
CB
7
A3
8
A2
9
CF
10
CA
11
A1
12
7 Segment Display

DISP1

KW4-281ASB
100
R76
100
R78
100
R81
100
R84
100
R86
100
R75
100
R90
100
R92
2.2K
R77
2.2K
R82
2.2K
R87
2.2K
R91
CA CB CC CD CE CF CG DP

VCC3V3

AN0
AN1
AN2
AN3Q1A
Q1B
Q3A
Q3B
CE
1
CD
2
DP
3
CC
4
CG
5
A4
6
CB
7
A3
8
A2
9
CF
10
CA
11
A1
12
7 Segment Display

DISP2

KW4-281ASB
100
R96
100
R99
100

R101

100

R105

100

R106

100
R93
100

R108

100

R110

2.2K
R97
2.2K

R103

2.2K

R107

2.2K

R109

CA CB CC CD CE CF CG DP
VCC3V3
AN4
AN5
AN6
AN7Q6A
Q6B
Q7A
Q7B
SD_DAT0 SD_DAT1
SD_DAT2 SD_DAT3 SD_CMD

SD_SCK

1
2 3
Q8
GND
VCC3V3

SD_RESET

10K

R118

10K

R121

100

R124

SD_CD

D11
D12
GND
GND
+
4
-
1
+
5
-
2
+
6
-
3

Blue

Red
Green

LD16

VS NRD8
+
4
-
1
+
5
-
2
+
6
-
3
Blue
Red
Green

LD17

VS NRD8
Q2B
Q5A
Q4A
Q4B
Q2A
Q5B
86.6
R79
150
R83
75
R88
86.6
R94
150
R98
75

R102

VU5V0

VU5V0
2.2K
R80
2.2K
R85
2.2K
R89
2.2K
R95
2.2K

R100

2.2K

R104

GND
GND

LED16_R

LED16_G

LED16_B

LED17_R

LED17_G

LED17_B

7 SEG, VGA, SD
100nF

C191

GND
100K

R251

100K

R267

100K

R252

100K

R268

100K

R266

2.2K

R272

2.2K

R273

2.2K

R274

2.2K

R275

2.2K

R276

2.2K

R277

1uF
C208 10V
4.7uF
C35
4.7uF

C207

GND
GND
GND
DAT2
1
CD/DAT3
2
CMD
3
VDD
4
CLK
5
VSS
6
DAT0
7
DAT1
8
Card Detect
CD
micro SD
S1
S1
S2
S2
S3
S3
S4
S4
CONNECTOR
J1
microSD-CSD-11-xxxxx
Page 3
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
3
Nexys A7
D.0
out of 11
2018
ETH, TMP, ACL,AUDIO
VDD
12
GND
11
A0
3
A1
4
SCL
1
SDA
2
INT
9
CT
10
GND
P

IC14 ADT7420UCPZ

100R149

100R151

100R150 100R152

1K

R148

100nF
C14
4.7uF
C13
100nF
C15
4.7uF
C16

VCC3V3

VCC3V3
VCC3V3
GND GND
GND
ACL_SCLK ACL_CSN ACL_MOSI ACL_MISO
100nF
C18
4.7uF
C17
VCC3V3
VCC3V3 VCC3V3
TMP_SCL TMP_SDA
GND
GND

TMP_INT

ACL_INT1 ACL_INT2

TMP_CT

1K

R145

1K

R144

10K No Load

R146

10K No Load

R147

VCC3V3
(±0.25°C Accurate, 16-Bit Digital I2C Temperature Sensor)http://www.analog.com/adt7420
http://www.analog.com/adxl362 (Micropower, 3-Axis, ±2 g/±4 g/±8 g Digital Output MEMS Accelerometer)
600Ohm/100MHz
FB2
GND
13
INT1
11
VDD
1
CS
8
GND
12
VS
14
INT2
9
SCLK
4
MOSI
6
MISO
7
GND
16
RES
3
RES
5
RES
10

IC13 ADXL362BCCZ

Audio Jack
J8
9
8
7
+
-
6
/SDB

IC3B

AD8592ARMZ
1
2
3
+
-
5
/SDA

IC3A

AD8592ARMZ

AUD_PWM

10K

R166

1% 10.7K
R169 1%
0

R170

No Load
10K

R171

26.1K

R167

1% 26.1K
R168 1%
1nF
C24
5%
820pF
C26 5%
1nF
C25
5%
150pF
C27 5%
GND
GND
GND

AUD_SD

100uF
C28
2K

R172

AUD_SD
No Load
1
1x1
J7

AUDIO

TP
(CMOS Single Supply RRIO Dual Op Amp with±250 mA Output Current and Shutdown Mode )http://www.analog.com/ad8592
0

R269

2K
R270 1%
GND

R271

PRG18BB330
Sallen-Key Butterworth Low Pass 4th Order Filter
fc = 12.5KHz G = 1
fc = 16.3KHz G = 1

AUD3V3

100nF
C36 10V
GND
V+
10
V-
4
IC3C AD8592ARMZ
100nF
C20
GND

M_CLK

GND

M_DATAVCC3V3

L/R SEL
2
VDD
4
DATA
5
CLK
1
GND
3
IC1 SPK0833LM4H
600Ohm/100MHz
FB3

M_LRSEL

No Load
10nF
C21
1
4 3
+
-

IC12A

AD8515AKSZ
V+
5
V-
2
IC12B AD8515AKSZ
No Load
10K

R235

1K

R237

1%
0

R234

1k
R238 1%
GND
100

R236

100

R239

10nF
C69

VCC1V8

10nF
C70
GND

XADC0_P

XADC0_N

Close to XADC pin
GND
http://www.analog.com/ad8515 (1.8 V Low Power CMOS Rail-to-Rail Input/Output Operational Amplifier)
For more information on the parts used in this design, please refer to:
100K

R278

GND
1.3K
R222 1%
AUD3V3
I2C address 1001011
Page 4

1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
4
Nexys A7
D.0
out of 11
2018
USB HID

PIC_PGD2

PIC_PGC2

PIC_BUSY

PROG

INIT

VCC3V3

LD18

470

R153

100R165

100R164

QSPI_SCK

DONE

PS2_CLK

PS2_DATA

20pF
C23
20pF
C22
GND
10uF
C37
100nF
C38
GND
100nF
C32
100nF
C31
100nF
C30
100nF
C33
100nF
C34
VCC3V3
GND
VCC3V3

PIC_MCLR

S1
S1
G
4
D+
3
D-
2
V
1
S2
S2
USB A
J5
1uF
C19
10V
GND

49.9R154

49.9R155

49.9R157

49.9R158

D-/RG3

D+/RG2

PIC_MCLR
100

R174

GND
PIC_PGD2
PIC_PGC2
100

R175

100

R176

VCC3V3
6
1 2 3 4 5
1x6
J9
10K

R173

MODE1 MODE2

QSPI_DQ1

100R163

100R162

VU5V0

100

R156

SHIELD

GND
100nF
C29

SD_DAT3

SD_SCK SD_CMD

SD_DAT0

PGEC3/AN5/C1INA/VBUSON/RP18/CN7/RB5
11
PGED3/AN4/C1INB/USBOEN/RP28/CN6/RB4
12
AN3/C2INA/VPIO/CN5/RB3
13
AN2/C2INB/VMIO/RP13/CN4/RB2
14
PGEC1/AN1/VREF-/RP1/CN3/RB1
15
PGED1/AN0/VREF+/RP0/PMA6/CN2/RB0
16
PGEC2/AN6/RP6/CN24/RB6
17
PGED2/AN7/RP7/RCV/CN25/RB7
18
AN8/RP8/CN26/RB8
21
AN9/RP9/PMA7/CN27/RB9
22
TMS/CVREF/AN10/PMA13/CN28/RB10
23
TDO/AN11/PMA12/CN29/RB11
24
TCK/AN12/PMA11/CTED2/CN30/RB12
27
TDI/AN13/PMA10/CTED1/CN31/RB13
28
AN14/CTPLS/RP14/PMA1/CN32/RB14
29
AN15/RP29/REFO/PMA0/CN12/RB15
30
PORT B

IC2A

PIC24FJ128GB106-I/MR
OSCI/CLKI/CN23/RC12
39
OSCO/CLKO/CN22/RC15
40
SOSCI/C3IND/CN1/RC13
47
SOSCO/T1CK/C3INC/RPI37/CN0/RC14
48
PORT C

IC2B

PIC24FJ128GB106-I/MR
PORT G
C2IND/RP19/PMA3 /CN10/RG8
6
C1IND/RP21/PMA5/CN8/RG6
4
C1INC/RP26/PMA4/CN9/RG7
5
D+/RG2
37
D-/RG3
36
RP27/PMA2/C2INC/CN11/RG9
8

IC2F

PIC24FJ128GB106-I/MR
AVDD
19
AVSS
20
VDD10VDD26VDD
38
VSS9VSS25VSS
41
VBUS
34
VUSB
35
VCAP/VDDCORE
56
ENVREG
57
MCLR
7
VSS
P

IC2G

PIC24FJ128GB106-I/MR

SD_RESET

CFG_SD_USB100R159

100R161

100R160

PMD0/CN58/RE0
60
PORT E
PMD1/CN59/RE1
61
PMD2/CN60/RE2
62
PMD3/CN61/RE3
63
PMD4/CN62/RE4
64
PMD5/CN63/RE5
1
SCL3/PMD6/CN64/RE6
2
SDA3/PMD7/CN65/RE7
3

IC2D

PIC24FJ128GB106-I/MR

SD_CD

8MHz
X2
24 No Load

R285 PIC_CLK

Page 5

1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
5
Nexys A7
D.0
out of 11
2018
VDDIO
9
VDD1A19VDD2A
1
VDDCR
6
TXEN
16
TXD0
17
TXD1
18
RXD1/MODE1
7
RXD0/MODE0
8
RXERR/PHYAD0
10
CRS_DV/MODE2
11
NINT/REFCLK0
14
MDIO
12
MDC
13
NRST
15
TXP
21
TXN
20
RXP
23
RXN
22
XTAL1/CLKIN
5
XTAL2
4
LED1/REGOFF
3
LED2/NINTSEL
2
RBIAS
24
VSS
P
IC4
LAN8720A-CP-TR
1uFC2100nF
C3
100nFC4100nFC51uF
C6
GND
GND

VCC3V3

GND
49.9

R129

49.9

R130

49.9

R131

49.9

R132

100nF
C9
12.1K
R140 1%
10K No Load

R141

330 No Load

R139

25MHz
No Load
X1
27pF No Load
C10
27pF No Load
C11
ETH_TXD1 ETH_TXD0 ETH_TXEN

ETH_RXD0

ETH_RXD1 ETH_RXERR ETH_CRSDV
ETH_INTN ETH_MDIO

ETH_MDC

ETH_RSTN

ETH3V3

TXP TXN
RXP RXN
1uF
C8

VCC1V2

GND
10K
No Load

R134

10K

R135

10K
No Load

R136

10K
No Load

R137

VCC3V3
1uF
C12
D13 B0540WS-7
10K

R138

VCC3V3 SHIELD

1K

R133

D14 B0540WS-7
470pF
C7
330

R143

PGOOD

600Ohm/100MHz
FB1
ETHERNET
1 2
3
4
5 6
8
S1
S2
TX+
RX+
GND
SHD
J4
975902

LD23 LD24

GND
LINK/ACT
(100/10)
0
No Load

R280

330

R282

ETH3V3

0R279 ETH_REFCLK

0

R281

NOTE: REF_CLK In Mode ( ETH_REFCLK = 50MHz )
Page 6
This Page Left Intentionally Blank.
Page 7
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
7
Nexys A7
D.0
out of 11
2018
FPGA BANKS
100nF
C64

VCC3V3

GND

CLK100MHZ

CLK100MHZ
BANK 14
IO_0_14
R11
IO_L4P_T0_D04_14
L18
IO_L4N_T0_D05_14
M18
IO_L5P_T0_D06_14
R12
IO_L5N_T0_D07_14
R13
IO_L6N_T0_D08_VREF_14
M13
IO_L7P_T1_D09_14
R18
IO_L7N_T1_D10_14
T18
IO_L8P_T1_D11_14
N14
IO_L8N_T1_D12_14
P14
IO_L9P_T1_DQS_14
N17
IO_L9N_T1_DQS_D13_14
P18
IO_L10P_T1_D14_14
M16
IO_L10N_T1_D15_14
M17
IO_L11P_T1_SRCC_14
N15
IO_L11N_T1_SRCC_14
N16
IO_L12P_T1_MRCC_14
P17
IO_L12N_T1_MRCC_14
R17
IO_L13P_T2_MRCC_14
P15
IO_L13N_T2_MRCC_14
R15
IO_L14P_T2_SRCC_14
T14
IO_L14N_T2_SRCC_14
T15
IO_L16N_T2_A15_D31_14
V16
IO_L17P_T2_A14_D30_14
U17
IO_L17N_T2_A13_D29_14
U18
IO_L18P_T2_A12_D28_14
U16
IO_L18N_T2_A11_D27_14
V17
IO_L19P_T3_A10_D26_14
T11
IO_L19N_T3_A09_D25_VREF_14
U11
IO_L20P_T3_A08_D24_14
U12
IO_L20N_T3_A07_D23_14
V12
IO_L21P_T3_DQS_14
V10
IO_L21N_T3_DQS_A06_D22_14
V11
IO_L22P_T3_A05_D21_14
U14
IO_L22N_T3_A04_D20_14
V14
IO_L23P_T3_A03_D19_14
T13
IO_L23N_T3_A02_D18_14
U13
IO_L24P_T3_A01_D17_14
T9
IO_L24N_T3_A00_D16_14
T10
IO_25_14
R10

IC8A

XC7A100T-1CSG324C
BANK 15
IO_0_15
G13
IO_L1P_T0_AD0P_15
D14
IO_L1N_T0_AD0N_15
C14
IO_L2P_T0_AD8P_15
B13
IO_L2N_T0_AD8N_15
B14
IO_L3P_T0_DQS_AD1P_15
C12
IO_L3N_T0_DQS_AD1N_15
B12
IO_L4P_T0_15
B11
IO_L4N_T0_15
A11
IO_L5P_T0_AD9P_15
F13
IO_L5N_T0_AD9N_15
F14
IO_L6P_T0_15
D12
IO_L6N_T0_VREF_15
D13
IO_L7P_T1_AD2P_15
B16
IO_L7N_T1_AD2N_15
B17
IO_L8P_T1_AD10P_15
A15
IO_L8N_T1_AD10N_15
A16
IO_L9P_T1_DQS_AD3P_15
A13
IO_L9N_T1_DQS_AD3N_15
A14
IO_L10P_T1_AD11P_15
B18
IO_L10N_T1_AD11N_15
A18
IO_L11P_T1_SRCC_15
E15
IO_L11N_T1_SRCC_15
E16
IO_L12P_T1_MRCC_15
D15
IO_L12N_T1_MRCC_15
C15
IO_L13P_T2_MRCC_15
H16
IO_L13N_T2_MRCC_15
G16
IO_L14P_T2_SRCC_15
F15
IO_L14N_T2_SRCC_15
F16
IO_L15P_T2_DQS_15
H14
IO_L15N_T2_DQS_ADV_B_15
G14
IO_L16P_T2_A28_15
E17
IO_L16N_T2_A27_15
D17
IO_L17P_T2_A26_15
K13
IO_L17N_T2_A25_15
J13
IO_L18P_T2_A24_15
H17
IO_L18N_T2_A23_15
G17
IO_L19P_T3_A22_15
J14
IO_L19N_T3_A21_VREF_15
H15
IO_L20P_T3_A20_15
C16
IO_L20N_T3_A19_15
C17
IO_L21P_T3_DQS_15
E18
IO_L21N_T3_DQS_A18_15
D18
IO_L22P_T3_A17_15
G18
IO_L22N_T3_A16_15
F18
IO_L23P_T3_FOE_B_15
J17
IO_L23N_T3_FWE_B_15
J18
IO_L24P_T3_RS1_15
K15
IO_L24N_T3_RS0_15
J15
IO_25_15
K16

IC8B

XC7A100T-1CSG324C
IO_L6N_T0_VREF_16
D9
IO_L11P_T1_SRCC_16
C9
IO_L11N_T1_SRCC_16
B9
IO_L12P_T1_MRCC_16
B8
IO_L12N_T1_MRCC_16
A8
IO_L13P_T2_MRCC_16
C11
IO_L13N_T2_MRCC_16
C10
IO_L14P_T2_SRCC_16
A10
IO_L14N_T2_SRCC_16
A9
IO_L19N_T3_VREF_16
D10
BANK 16

IC8C

XC7A100T-1CSG324C
BANK 35
IO_0_35F5IO_L1P_T0_AD4P_35
C6
IO_L1N_T0_AD4N_35
C5
IO_L2P_T0_AD12P_35
B7
IO_L2N_T0_AD12N_35
B6
IO_L3P_T0_DQS_AD5P_35
A6
IO_L3N_T0_DQS_AD5N_35
A5
IO_L4P_T0_35
D8
IO_L4N_T0_35
C7
IO_L5P_T0_AD13P_35
E6
IO_L5N_T0_AD13N_35
E5
IO_L6P_T0_35
E7
IO_L6N_T0_VREF_35
D7
IO_L7P_T1_AD6P_35
C4
IO_L7N_T1_AD6N_35
B4
IO_L8P_T1_AD14P_35
A4
IO_L8N_T1_AD14N_35
A3
IO_L9P_T1_DQS_AD7P_35
B1
IO_L9N_T1_DQS_AD7N_35
A1
IO_L10P_T1_AD15P_35
B3
IO_L10N_T1_AD15N_35
B2
IO_L11P_T1_SRCC_35
D5
IO_L11N_T1_SRCC_35
D4
IO_L12P_T1_MRCC_35
E3
IO_L12N_T1_MRCC_35
D3
IO_L13P_T2_MRCC_35
F4
IO_L13N_T2_MRCC_35
F3
IO_L14P_T2_SRCC_35
E2
IO_L14N_T2_SRCC_35
D2
IO_L15P_T2_DQS_35
H2
IO_L15N_T2_DQS_35
G2
IO_L16P_T2_35
C2
IO_L16N_T2_35
C1
IO_L17P_T2_35
H1
IO_L17N_T2_35
G1
IO_L18P_T2_35
F1
IO_L18N_T2_35
E1
IO_L19P_T3_35
G6
IO_L19N_T3_VREF_35
F6
IO_L20P_T3_35
G4
IO_L20N_T3_35
G3
IO_L21P_T3_DQS_35
J4
IO_L21N_T3_DQS_35
H4
IO_L22P_T3_35
J3
IO_L22N_T3_35
J2
IO_L23P_T3_35
K2
IO_L23N_T3_35
K1
IO_L24P_T3_35
H6
IO_L24N_T3_35
H5
IO_25_35
J5

IC8E

XC7A100T-1CSG324C
BANK 34
IO_0_34K6IO_L1P_T0_34
L1
IO_L1N_T0_34
M1
IO_L2P_T0_34
K3
IO_L2N_T0_34
L3
IO_L3P_T0_DQS_34
N2
IO_L3N_T0_DQS_34
N1
IO_L4P_T0_34
M3
IO_L4N_T0_34
M2
IO_L5P_T0_34
K5
IO_L5N_T0_34
L4
IO_L6P_T0_34
L6
IO_L6N_T0_VREF_34
L5
IO_L7P_T1_34
U1
IO_L7N_T1_34
V1
IO_L8P_T1_34
U4
IO_L8N_T1_34
U3
IO_L9P_T1_DQS_34
U2
IO_L9N_T1_DQS_34
V2
IO_L10P_T1_34
V5
IO_L10N_T1_34
V4
IO_L11P_T1_SRCC_34
R3
IO_L11N_T1_SRCC_34
T3
IO_L12P_T1_MRCC_34
T5
IO_L12N_T1_MRCC_34
T4
IO_L13P_T2_MRCC_34
N5
IO_L13N_T2_MRCC_34
P5
IO_L14P_T2_SRCC_34
P4
IO_L14N_T2_SRCC_34
P3
IO_L15P_T2_DQS_34
P2
IO_L15N_T2_DQS_34
R2
IO_L16P_T2_34
M4
IO_L16N_T2_34
N4
IO_L17P_T2_34
R1
IO_L17N_T2_34
T1
IO_L18P_T2_34
M6
IO_L18N_T2_34
N6
IO_L19P_T3_34
R6
IO_L19N_T3_VREF_34
R5
IO_L20P_T3_34
V7
IO_L20N_T3_34
V6
IO_L21P_T3_DQS_34
U9
IO_L21N_T3_DQS_34
V9
IO_L22P_T3_34
U7
IO_L22N_T3_34
U6
IO_L23P_T3_34
R7
IO_L23N_T3_34
T6
IO_L24P_T3_34
R8
IO_L24N_T3_34
T8
IO_25_34
U8

IC8D

XC7A100T-1CSG324C

AUD_PWM

AUD_SD

M_LRSEL

ETH_RSTN

SD_CD

SD_SCK

SD_DAT0

SD_DAT1

SD_DAT2

SD_DAT3

SD_CMD

XA1_P

XA2_P

XA3_P

XA4_P

XA1_N

XA2_N

XA3_N

XA4_N

SD_RESET

PS2_CLK

PS2_DATA

LED5

SW13

SW8
SW9
SW5

LED4

M_DATA

JD3
JD2
JD7
JD1

ETH_TXEN

ETH_MDIO

ETH_TXD1 ETH_RXERR

ETH_TXD0

ETH_MDC ETH_INTN

ETH_CRSDV

UART_TXD_IN

UART_CTS

UART_RXD_OUT

UART_RTS

VGA_R0

VGA_R3

VGA_G1

VGA_G3

VGA_R1

VGA_G2

VGA_B0

VGA_HS

VGA_VS

VGA_R2

VGA_G0

VGA_B1

VGA_B2

VGA_B3

JD9
JD4

CPU_RESETN

100R200

100R203

No Load
1nF
C60

100R206

100R207

No Load
1nF
C63

100R202

100R205

No Load
1nF
C62

100R201

100R204

No Load
1nF
C61

XADC1_P XADC2_P XADC3_P

XADC4_P

XADC1_N XADC2_N XADC3_N

XADC4_N

XA1_P XA2_P XA3_P
XA4_P
XA1_N XA2_N XA3_N
XA4_N

JD10

JD8

M_CLK

ETH_REFCLK

DDR_DQ12

DDR_UDQS_P DDR_UDQS_N

DDR_BA0

DDR_CK_P DDR_CK_N

DDR_RAS

DDR_LDQS_N

DDR_LDQS_P

DDR_DQ7

DDR_DQ15

DDR_UDM

DDR_DQ9

DDR_DQ6

DDR_DQ14

DDR_LDM

DDR_DQ3

DDR_DQ1

DDR_DQ4

DDR_CS DDR_CAS

DDR_CKE

DDR_WE

DDR_A13

DDR_A11

DDR_A4

DDR_A8

DDR_A6

DDR_ODT

DDR_A0

DDR_A2

DDR_A7

DDR_A9

DDR_A12

DDR_BA1

DDR_A1

DDR_A5

DDR_A10

DDR_BA2

DDR_DQ5

DDR_DQ0 DDR_DQ2

DDR_A3

DDR_DQ13

DDR_DQ8

DDR_DQ11

DDR_DQ10

ETH_RXD0

JA1

ETH_RXD1

JA7
JA2
JA8
JA3
JA9
JA4

JA10

TMP_CT

TMP_SCL

TMP_SDA

TMP_INT

JB1
JB7
JB2
JB9
JB3

JB10

BTNR

BTNU

BTNC

CE

BTND

ACL_INT1

ACL_INT2

ACL_CSN

ACL_MISO

ACL_MOSI

ACL_SCLK

LED16_R LED17_R

SW14

SW15 LED15

LED14

LED13

LED0

SW0

LED1

BTNL

JB8
JB4 LED17_B
SW4
LED6 SW6
JC10 JC7
JC2
JC4
JC3
JC8
JC9
AN1 JC1

LED17_G

LED16_B

LED16_G

SW12

LED2

AN3
AN6
CD
SW2
LED3 AN4
SW3
CA

LED7

LED8

SW7
CB
CF

SW11

AN5
AN7

LED10

AN2

LED9

DP
AN0
CC
CG
GND
2
OUT
3
VDD
4
STBY
1
IC9
DSC1033CC1-100.0000T
GND
Page 8
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
8
Nexys A7
D.0
out of 11
2018
SDI/DQ0
5
SCK
6
SDO/DQ1
2
CS
1
VSS
4
WP/DQ2
3
HOLD/DQ3
7
VCC
8

IC10

S25FL128SAGNFI00
SDI/DQ0
15
SCK
16
SDO/DQ1
8
CS
7
VSS
10
WP/DQ2
9
HOLD/DQ3
1
VCC
2

IC11

S25FL128SAGMFI00
100nF
C65

VCC3V3

GND
GND
GND
VCC3V3
Load either the MLP8 or the SOIC16 package, not both.

QSPI_CSN

QSPI_CSN

QSPI_SCK

QSPI_SCK

100 R225 100 R226

100 R223

4.7K

R212

100 R213

1.8K

R220

1.8K

R221

VCC3V3
DONE INIT

PROG

QSPI_SCK
4.7K

R218

200

R217

LD21

100 No Load

R216

100 No Load

R227

4.7K

R219

GND GND
GND
MODE0 MODE1 MODE2
CONFIG, SPI FLASH
TMS TCK

TDO_FPGA

TDI_FPGA

GND
1K

R229

1K

R231

MODE0

MODE1

MODE2

VCC3V3
GND
1K

R228

VCC3V3
VCC3V3
GND
1 2
1x4
3 4
JP1
Master SPI
JTAG
Slave Serial
D15
100

R208

100

R209

100

R210

GND VCC3V3
GND
TMS_JTAG TDI_JTAG

TCK_JTAG

TCK
TMS
100

R211

TDO_FPGA
TDI_FPGA
No Load
6
1 2 3 4 5
1x6
J10

TDO_JTAG

100

R224

VCC3V3
GND

VCC1V8

1.25V +- 0.2% 50uA

XADC0_P

1K

R214

VCC3V3
GND
CONFIG
IO_L1P_T0_D00_MOSI_14
K17
IO_L1N_T0_D01_DIN_14
K18
IO_L2P_T0_D02_14
L14
IO_L2N_T0_D03_14
M14
IO_L3P_T0_DQS_PUDC_B_14
L15
IO_L3N_T0_DQS_EMCCLK_14
L16
IO_L6P_T0_FCS_B_14
L13
IO_L15P_T2_DQS_RDWR_B_14
R16
IO_L15N_T2_DQS_DOUT_CSO_B_14
T16
IO_L16P_T2_CSI_B_14
V15
DONE_0
P10
TCK_0
E10
VN_0
K9
VREFP_0
K10
GNDADC_0
H9
VCCADC_0
H10
DXP_0
L10
CCLK_0
E9
VP_0
J10
VREFN_0
J9
DXN_0
L9
TDO_0
E13
TDI_0
E11
INIT_B_0
P7
M1_0
P13
M0_0
P12
TMS_0
E12
PROGRAM_B_0
P9
CFGBVS_0
P8
M2_0
P11

IC8F

XC7A100T-1CSG324C
GND
2
OUT
4
VIN
3

IC15 ADR127BUJZ

GND
VCC3V3
100nF
C68

VREF1V25

XADC0_N

100nF
C66
GND
GND
100nF
C67
600Ohm/100MHz
FB7
JP2

CFG_SD_USB 1K

R230

1K

R233 GND

VCC3V3
BTNPROG PTA-142 Red Knob

BTNRES

PTA-142 Red Knob
4.7K

R232

VCC3V3

CPU_RESETN

GND
1K No Load

R215

http://www.analog.com/adr127 (Precision, Micropower LDO Voltage References in TSOT)
VREF1V25
SD
USB
For more information on the parts used in this design, please refer to:

QSPI_DQ0

QSPI_DQ1

QSPI_DQ2 QSPI_DQ3
SW1

LED11

LED12

SW10

Page 9
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
9
Nexys A7
D.0
out of 11
2018
4.7K

R283

4.7K

R242

100R241

GND

DDR_A0

DDR_A1

DDR_A2

DDR_A3

DDR_A4

DDR_A5

DDR_A6

DDR_A7

DDR_A8

DDR_A9

DDR_A10

DDR_A11

DDR_A12

DDR_BA1 DDR_BA2

DDR_BA0

DDR_CK_P DDR_CK_N DDR_CKE
DDR_RAS DDR_CAS DDR_WE

DDR_DQ0

DDR_DQ1

DDR_DQ2

DDR_DQ3

DDR_DQ4

DDR_DQ5

DDR_DQ6

DDR_DQ7

DDR_DQ8

DDR_DQ9

DDR_DQ10

DDR_DQ11

DDR_DQ12

DDR_DQ13

DDR_DQ14

DDR_DQ15

DDR_UDQS_P DDR_UDQS_N

DDR_LDQS_N

DDR_LDQS_P

DDR_LDM DDR_UDM

DDR_ODT

10nF
C71
GND

DDR1V8

DDR1V8

VCC1V8

A12
R2
A11
P7
A10
M2
A9
P3
A8
P8
A7
P2
A6
N7
A5
N3
A4
N8
A3
N2
A2
M7
A1
M3
UDQS
B7
LDM
F3
LDQS
F7
DQ0
G8
DQ1
G2
DQ2
H7
DQ3
H3
DQ4
H1
DQ5
H9
DQ6
F1
DQ7
F9
DQ8
C8
DQ9
C2
DQ10
D7
DQ11
D3
DQ12
D1
DQ13
D9
DQ14
B1
DQ15
B9
VDD
E1
VDDQ
A9
VSS
A3
VDD
A1
VREF
J2
VSS
E3
VSSQ
A7
A0
M8
LDQS#/NU
E8
CK
J8
UDM
B3
VDDQ
C7
UDQS#/NU
A8
VDDQ
C9
VSSQ
B2
DDR2
VSSQB8VSSQD2VSSQD8VSSQ
E7
VDDQ
E9
VSSQF2VSSQ
F8
VDDQG1VDDQG3VDDQG7VDDQ
G9
VSSQH2VSSQ
H8
VDDL
J1
VSS
J3
VSSDL
J7
CKE
K2
VDD
J9
WE#
K3
RAS#
K7
CK#
K8
ODT
K9
BA0
L2
BA1
L3
CAS#
L7
CS#
L8
VDD
M9
VSSN1VSS
P9
VDD
R1
A15_RFU
R7
A14_RFU
R3
A13_RFU
R8
BA2
L1
VDDQC3VDDQ
C1

IC16

MT47H64M16HR-25/25E/187E
GND

VREF0V9

10nF
C72
10nF
C73
10nF
C74
10nF
C75
47nF

C195

47nF

C196

47nF

C197

47nF
C76
DDR1V8
GND
4.7uF

C204

4.7uF

C205

470nF

C200

470nF

C201

470nF

C202

470nF

C203

DDR2 Memory

DDR_A13

0

R240

470nF

C198

470nF

C199

DDR_CS

1K

R243

1%
1K

R284

1%
GND
100nF

C206

Page 10
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
10
Nexys A7
D.0
out of 11
2018
FPGA POWER

VCC3V3

VCC3V3
VCC3V3
VCC3V3
10nF
C77
10nF
C78
10nF
C79
10nF
C80
10nF
C81
10nF
C82
100nF
C83
100nF
C84
100nF
C85
100uF
C88
10nF
C89
10nF
C90
10nF
C91
10nF
C92
10nF
C93
10nF
C94
100nF
C95
100nF
C96
100nF
C97
100uF

C100

10nF

C113

10nF

C114

10nF

C115

10nF

C116

10nF

C117

10nF

C118

100nF

C119

100nF

C120

100nF

C121

100uF

C124

10nF

C148

10nF

C149

10nF

C150

10nF

C151

10nF

C152

10nF

C153

470nF

C154

470nF

C155

470nF

C156

4.7uF

C158

10nF

C128

10nF

C135

100nF

C129

100uF

C144

10nF

C136

10nF

C137

10nF

C138

100nF

C126

10nF

C125

GND
GND
GND
GND
GND
GND
GND
4.7uF

C159

100uF

C162

470nF

C157

100uF

C134

4.7uF

C133

100nF

C130

4.7uF

C141

4.7uF

C127

4.7uF
C86
4.7uF
C87
4.7uF
C99
4.7uF

C123

4.7uF
C98
4.7uF

C122

VCC1V0

VCC1V0

VCC1V8

VCC1V8
PWR/GND
VCCBATT_0
E8
GND
A12
GND
A2
GND
B15
GND
B5
GND
C18
GND
C8
GND
D11
GND
D1
GND
E14
GND
E4
GND
F17
GND
F11
GND
F9
GND
F7
GND
G12
GND
G10
GND
G8
GND
H13
GND
H11
GND
H7
GND
H3
GND
J16
GND
J12
GND
J8
GND
J6
GND
K11
GND
K7
GND
L12
GND
L8
GND
L2
GND
M15
GND
M11
GND
M9
GND
M7
GND
M5
GND
N18
GND
N12
GND
N10
GND
N8
GND
P1
GND
R14
GND
R4
GND
T17
GND
T7
GND
U10
GND
V13
GND
V3
VCCINT
F8
VCCINT
G9
VCCINT
G7
VCCINT
H8
VCCINT
J11
VCCINT
J7
VCCINT
K8
VCCINT
L11
VCCINT
L7
VCCINT
M10
VCCINT
M8
VCCINT
N11
VCCINT
N9
VCCINT
N7
VCCAUX
F12
VCCAUX
H12
VCCAUX
K12
VCCAUX
M12
VCCO_0
R9
VCCO_14
L17
VCCO_14
N13
VCCO_14
P16
VCCO_14
T12
VCCO_14
U15
VCCO_14
V18
VCCO_15
A17
VCCO_15
C13
VCCO_15
D16
VCCO_15
G15
VCCO_15
H18
VCCO_15
K14
VCCO_16
B10
VCCO_34
K4
VCCO_34
N3
VCCO_34
P6
VCCO_34
T2
VCCO_34
U5
VCCO_34
V8
VCCO_35
A7
VCCO_35
C3
VCCO_35
D6
VCCO_35
F2
VCCO_35
G5
VCCO_35
J1
VCCBRAM
F10
VCCBRAM
G11

IC8G

XC7A100T-1CSG324C
10nF

C101

10nF

C102

10nF

C103

10nF

C104

10nF

C105

10nF

C106

100nF

C107

100nF

C108

100nF

C109

100uF

C112

GND
4.7uF

C111

4.7uF

C110

10nF

C163

10nF

C164

10nF

C165

10nF

C166

10nF

C167

10nF

C168

470nF

C169

470nF

C170

470nF

C171

4.7uF

C173

GND
4.7uF

C174

100uF

C177

470nF

C172

VCC1V0
VCC3V3
100nF

C146

10nF

C145

GND
4.7uF

C147

GND
4.7uF

C160

4.7uF

C161

4.7uF

C175

4.7uF

C176

100nF

C139

100nF

C140

4.7uF

C142

100nF

C131

4.7uF

C132

4.7uF

C143

10nF

C189

10nF

C190

VCC1V8
Page 11
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer Author Date
Doc#
Circuit
Rev
Sheet#
Copyright
DL
500-292
EG
7/24/2018
11
Nexys A7
D.0
out of 11
2018
POWER
SYNC/MODE
1
FREQ
2
TRK
3
FB
4
GND5PGND6PGND7PGND8PGND
P
SW
9
SW
10
SW
11
PVIN
12
PVIN
13
VIN
14
EN
15

PGOOD

16

IC17 ADP2118ACPZ-R7

SYNC/MODE
1
FREQ
2
TRK
3
FB
4
GND5PGND6PGND7PGND8PGND
P
SW
9
SW
10
SW
11
PVIN
12
PVIN
13
VIN
14
EN
15
PGOOD
16

IC22 ADP2118ACPZ-R7

10

R244

GND
GND
GND
100uF

C180

100nF

C179

VCC3V34.7uF
C178 10V

VU5V0

10K

R250

PGOOD
GND
2uH
L1 SNR8040-2R0N

VCC3V3

GND
1
32
Q11
FDV301N

LD22

PGOOD
680

R262

100k

R264

GND
GND
100uF

C185

100nF

C183

VCC1V0

10K

R258

PGOOD1V0

1.5uH
L2 SNR5040E-1R5N
10

R253

GND
1uF
C182 10V
GND
47uF

C184

GND
VU5V0
VCC3V3
VIN
A1
SW
B1
EN
A2
FB
C2
GND
C1
MODE
B2

IC23 ADP2138ACBZ-1.8

4.7uF

C187

1uH
L3 SNR2510E-1R0N
470nF

C188

10V
GND

VCC1V8

VU5V0
PGOOD1V0
VU5V0
PGOOD1V0

EN_OUT

0

R246

0

R254

0

R261

10K

R263

No Load10K

R265

10K

R256

No Load
10K

R260

GND
10K

R245

No Load
10K

R249

GND
JP3

VBUS

FT3V3

SW16

GND
10K

R259

FT3V3
220nF

C186

GND
1K

R257

4K

R255

ENIN
1
ENOUT
4
VIN
3
GND
2
CEXT
5
VCC
6

IC18 ADM1086AKSZ

10nF

C181

GND
No Load
1 2
1x2
J11
No Load
1 2
1x2
J14
No Load
1 2
1x2
J15
GND
GND
GND
TP
TP
TP
J13
1
1x1
J12
49.9
R247 1/4W
PGOOD1V0
GND
http://www.analog.com/adp2118 (3 A, 1.2 MHz/600 kHz High Efficiency Synchronous Step-Down DC-to-DC Regulator)
http://www.analog.com/adp2138 (Compact, 800 mA, 3 MHz, Step-Down DC-to-DC Converter)
http://www.analog.com/adm1086 (Voltage Sequencer with Active High, Push-Pull Enable Output )
1
32
Q9
FDV301N
1
3 2
Q10 FDV301N
GND
10K

R248

VU5V0
100nF

C192

100nF

C193

EN_OUT
For more information on the parts used in this design, please refer to:
GND
10uF

C209

VINA1VOUT
A2
EN
B1
GND
B2
IC25 ADP121-ACBZ33
GND
VU5V0
1uF
C211 10V
100uF

C210

GND

AUD3V3

600Ohm/100MHz
No LoadFB4
VU5V0
(CMOS Linear Regulator, 150 mA, Low Quiescent Current)http://www.analog.com/adp121
PGOOD1V0
D16 SMBJ5.0A

R287

0603SFV350F/32-2
GND
115k

R288

1%
25.5k

R289

1%
GND
20k

R290

1%
30k

R291

1%
GND
Loading...