10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
Product specification
Supersedes data of 2000 May 25
File under Integrated Circuits, IC02
2001 Apr 19
Page 2
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
FEATURES
• 10-bit resolution
• 3.0 to 5.25 V operation
• Sampling rate up to 20 MHz
• DC sampling allowed
• High signal-to-noise ratio over a large analog input
frequency range(9.3 effective bits at 1.0 MHz; full-scale
input at f
• In-Range (IR) CMOS output
• CMOS/TTL compatible digital inputs and outputs
• External reference voltage regulator
• Power dissipation only 53 mW (typical value)
• Low analog input capacitance, no buffer amplifier
required
• Standby mode
• No sample-and-hold circuit required.
= 20 MHz)
clk
TDA8766
APPLICATIONS
High-speed analog-to-digital conversion for:
• Video data digitizing
• Camera
• Camcorder
• Radio communication.
GENERAL DESCRIPTION
The TDA8766 is a 10-bit high-speed Analog-to-Digital
Converter (ADC) for professional video and other
applications. It converts with 3.0 to 5.25 V operation the
analoginput signalinto10-bit binary-codeddigitalwords at
a maximumsampling rateof 20 MHz. Alldigital inputs and
outputs are CMOS compatible. A standby mode allows
reduction ofthe devicepower consumptiondown to 4 mW.
QUICK REFERENCE DATA
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
V
V
V
V
I
DDA
I
DDD
I
DDO
DDA
DDD1
DDD2
DDO
analog supply voltage3.03.35.25V
digital supply voltage 13.03.35.25V
digital supply voltage 23.03.35.25V
output stages supply voltage3.03.35.25V
analog supply current−7.510mA
digital supply current−7.510mA
output stages supply currentf
= 20 MHz; CL= 20 pF; ramp
clk
−12mA
input
INLintegral non-linearityf
DNLdifferential non-linearityf
f
clk(max)
P
tot
maximum clock frequency20−−MHz
total power dissipationV
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
BLOCK DIAGRAM
handbook, full pagewidth
analog
voltage input
V
RT
V
V
RM
V
DDA
7
15
R
LAD
I
14
11
ANALOG -TO - DIGITAL
CONVERTER
CLK
5
CLOCK DRIVER
LATCHES
V
DDD2
18
TDA8766
OE
16
CMOS
OUTPUTS
6
1
D9
D8
31
D7
30
D6
29
D5
28
27 D4
26
D3
25
D2
23 D1
22
D0
TDA8766
STDBY
MSB
data outputs
LSB
V
10
RB
IN-RANGE LATCH
9
V
analog
ground
SSA
19
V
digital
ground 2
SSD2
Fig.1 Block diagram.
2001 Apr 193
V
SSOVSSD1
output
ground
CMOS
OUTPUT
321
digital
ground 1
20
MLC853
V
DDO
2
4
IR output
V
DDD1
Page 4
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
PINNING
SYMBOL PINDESCRIPTION
D91data output; bit 9 (MSB)
IR2in-range data output
V
SSD1
V
DDD1
CLK5clock input
STDBY6standby mode input
V
DDA
n.c.8not connected
V
SSA
V
RB
V
RM
n.c.12not connected
n.c.13not connected
V
I
V
RT
OE16output enable input (active LOW)
3digital ground 1
4digital supply voltage 1 (3.0 to 5.25 V)
7analog supply voltage (3.0 to 5.25 V)
9analog ground
10reference voltage BOTTOM input
11reference voltage MIDDLE input
14analog voltage input
15reference voltage TOP input
TDA8766
SYMBOL PINDESCRIPTION
n.c.17not connected
V
DDD2
V
SSD2
V
DDO
V
SSO
D022data output; bit 0 (LSB)
D123data output; bit 1
n.c.24not connected
D225data output; bit 2
D326data output; bit 3
D427data output; bit 4
D528data output; bit 5
D629data output; bit 6
D730data output; bit 7
D831data output; bit 8
n.c.32not connected
18digital supply voltage 2 (3.0 to 5.25 V)
19digital ground 2
20positive supply voltage for
output stage (3.0 to 5.25 V)
21output stage ground
handbook, full pagewidth
D9
V
SSD1
V
DDD1
CLK
STDBY
V
DDA
n.c.
n.c.
D8
D7
D6
D5
D4
D3
D2
32
31
30
29
28
27
26
25
1
2
IR
3
4
TDA8766
5
6
7
8
9
10
11
12
13
14
15
16
RT
OE
V
SSA
V
I
RB
RM
V
n.c.
V
n.c.
V
24
23
22
21
20
19
18
17
MLC854
n.c.
D1
D0
V
SSO
V
DDO
V
SSD2
V
DDD2
n.c.
Fig.2 Pin configuration.
2001 Apr 194
Page 5
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
TDA8766
analog-to-digital converter
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134).
SYMBOLPARAMETERCONDITIONSMIN.MAX.UNIT
V
V
V
∆V
V
V
I
O
T
T
T
DDA
DDD
DDO
DD
I
i(p-p)
stg
amb
j
analog supply voltagenote 1−0.3+7.0V
digital supply voltagenote 1−0.3+7.0V
output stages supply voltagenote 1−0.3+7.0V
supply voltage difference
V
− V
V
V
DDA
DDD
DDA
− V
− V
DDD
DDO
DDO
input voltagereferenced to V
AC input voltage for switching
may have any value between −0.3 and +7.0 V provided that the supply
DDO
voltage differences ∆VDD are respected.
HANDLING
Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is
desirable to take normal precautions appropriate to handling integrated circuits.
THERMAL CHARACTERISTICS
SYMBOLPARAMETERCONDITIONSVALUEUNIT
R
th(jj-a)
thermal resistance from junction to ambientin free air90K/W
2001 Apr 195
Page 6
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
TDA8766
analog-to-digital converter
CHARACTERISTICS
V
DDA=V7
short-circuited together; V
otherwise specified.
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
Supplies
V
DDA
V
DDD1
V
DDD2
V
DDO
∆V
I
DDA
I
DDD
I
DDO
P
tot
Inputs
DD
to V9= 3.3 V; V
DDD=V4
i(p-p)
to V3=V18to V19= 3.3 V; V
= 1.83 V;CL= 20 pF; T
DDO=V20
= 0 to 70 °C; typicalvalues measured at T
amb
to V21= 3.3 V; V
SSA,VSSD
and V
SSO
=25°C; unless
amb
analog supply voltage3.03.35.25V
digital supply voltage 13.03.35.25V
digital supply voltage 23.03.35.25V
output stages supply voltage3.03.35.25V
voltage difference
V
V
V
DDA
DDA
DDD
− V
− V
− V
DDD
DDO
DDO
−0.2−+0.2V
−0.2−+2.25V
−0.2−+2.25V
analog supply current−7.510mA
digital supply current−7.510mA
output stages supply currentf
= 20 MHz;
clk
−12mA
ramp input; CL=20pF
total power dissipationoperating; VDD= 3.3 V−5373mW
INLintegral non-linearityramp input; see Fig.6−±1±2LSB
DNLdifferential non-linearityramp input; see Fig.7−±0.25±0.7LSB
I
NPUT SET RESPONSE; see Fig.8; note 4
t
STLH
analog input settling time
full-scale square wave−46ns
LOW-to-HIGH
t
STHL
analog input settling time
full-scale square wave−46ns
HIGH-to-LOW
HARMONICS; see Fig.9; note 5
THDtotal harmonic distortionf
= 1 MHz−−63−dB
i
SIGNAL-TO-NOISE RATIO; see Fig.9; note 5
S/Nsignal-to-noise ratio (full-scale)without harmonics;
= 1 MHz
f
i
−60−dB
2001 Apr 197
Page 8
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
TDA8766
analog-to-digital converter
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
E
FFECTIVE BITS; see Fig.9; note 5
EBeffective bitsf
Timing (f
t
ds
t
h
t
d
= 20 MHz; CL= 20 pF); see Fig.4; note 6
clk
sampling delay time−−5ns
output hold time5−−ns
output delay timeV
3-state output delay times; see Fig.5
t
dZH
t
dZL
t
dHZ
t
dLZ
enable HIGH−1418ns
enable LOW−1620ns
disable HIGH−1620ns
disable LOW−1418ns
Standby mode output delay times
t
d(stb)LH
t
d(stb)HL
standby LOW-to-HIGH transition−−200ns
start-up HIGH-to-LOW transition−−500ns
Notes
1. In additionto agood layoutof thedigital andanalog ground,it isrecommended thatthe riseand falltimes ofthe clock
must not be less than 1 ns.
2. Analog input voltages producing code 0 up to and including 1023:
a) V
(offset voltage BOTTOM) is the difference between the analog input which produces data equal to 00
offset(B)
and the reference voltage BOTTOM (VRB) at T
b) V
(offset voltage TOP) is the difference between VRT(reference voltage TOP) and the analog input which
offset(T)
produces data outputs equal to 1023 at T
3. In orderto ensure theoptimum linearity performanceof such converterarchitecture, the lowerand upper extremities
of theconverter reference resistorladder (corresponding tooutput codes 0 and 1023 respectively) areconnected to
pins VRB and VRT via offset resistors ROB and ROT as shown in Fig.3.
= 300 kHz−9.5−bits
i
f
= 1 MHz−9.3−bits
i
f
= 3.58 MHz−8.0−bits
i
= 4.75 V81215ns
DDO
V
= 3.15 V81720ns
DDO
=25°C.
amb
=25°C.
amb
a) Thecurrentflowing intothe resistorladderisandthe full-scaleinput range atthe converter,
to cover code 0 to code 1023, is
V
I
RLIL×
I
L
VRTVRB–
=
------------------------------------------
++
R
OBRLROT
R
-----------------------------------------R
L
++
OBRLROT
–()0.871V
V
RTVRB
–()×=×==
RTVRB
b) Since RL, ROBand ROT have similar behaviour with respect to process and temperature variation, the ratio
R
----------------------------------------R
L
++
OBRLROT
codes ata giveninput voltage depends mainly onthe differenceV
will be kept reasonably constant from device to device. Consequently variation of the output
− VRBand itsvariation withtemperature and
RT
supply voltage. When several ADCs are connected in parallel and fed with the same reference source, the
matching between each of them is then optimized.
4. The analoginput settlingtime isthe minimum time required forthe inputsignal tobe stabilized aftera sharpfull-scale
input change (square-wave signal) in order to sample the signal and obtain correct output data.
2001 Apr 198
Page 9
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
TDA8766
analog-to-digital converter
5. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8k acquisition points per equivalent
fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency
(Nyquist frequency). Conversion to signal-to-noise ratio: S/N = EB × 6.02 + 1.76 dB.
6. Output data acquisition: the output data is available after the maximum delay time of td.
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
INTERNAL PIN CONFIGURATION
handbook, halfpage
MLC856
V
V
DDO
D9 to D0,
IR
SSO
handbook, halfpage
V
V
DDA
SSA
TDA8766
V
I
MLC857
handbook, halfpage
V
DDO
OE,
STDBY
V
SSO
Fig.10 D9 to D0 and IR outputs.
MLC858
handbook, halfpage
V
V
DDA
V
V
V
SSA
Fig.11 VI analog input.
RT
RM
RB
R
LAD
MLC859
Fig.12 OE and STDBY inputs.
2001 Apr 1914
Fig.13 VRB,VRMand VRT inputs.
Page 15
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
V
DDD
handbook, halfpage
CLK
V
SSD
1
/2V
MLC860
TDA8766
DDD
Fig.14 CLK input.
2001 Apr 1915
Page 16
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
APPLICATION INFORMATION
Additional application information will be supplied upon request (please quote number
handbook, full pagewidth
V
SSD1
V
DDD1
CLK
STDBY
V
DDA
n.c.
D9
(2)
32
31302928272625
1
IR
2
3
4
TDA8766
5
6
7
(2)
8
12
11
(1)
V
RM
(3)
100
nF
9
10
V
V
SSA
SSA
(1)(1)
V
RB
100
nF
V
SSA
n.c.
1314
(2)
n.c.
D5D4D3n.c.
15
(2)
(4)
V
I
100
nF
V
SSA
D2D8D7D6
24
23
22
21
20
19
18
17
16
OE
V
RT
“AN00014”
(2)
n.c.
D1
D0
V
SSO
V
DDO
V
SSD2
V
DDD2
(2)
n.c.
MLC861
TDA8766
).
The analog and digital supplies should be separated and decoupled.
The external voltage reference generator must be built such that a good supply voltage ripple rejection is achieved with respect to the LSB value.
Eventually, the reference ladder voltages can be derived from a well regulated V
(1) VRB, VRM and VRT are decoupled to V
(2) Pins 8, 12, 13, 17, 24 and 32 should be connected to the closest ground pin in order to prevent noise influence.
(3) When VRM is not used, pin 11 can be left open-circuit, avoiding the decoupling capacitor. In any case, pin 11 must not be grounded.
(4) When analog input signal is AC coupled, an input bias or a clamping level must be applied to VIinput (pin 14).
SSA
.
supply through a resistor bridge and a decoupling capacitor.
DDA
Fig.15 Application diagram.
2001 Apr 1916
Page 17
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
PACKAGE OUTLINE
LQFP32: plastic low profile quad flat package; 32 leads; body 5 x 5 x 1.4 mm
c
y
X
24
25
17
Z
16
E
A
TDA8766
SOT401-1
e
pin 1 index
32
1
e
DIMENSIONS (mm are the original dimensions)
mm
A
max.
1.60
A
1A2A3bp
0.15
1.5
1.3
0.25
0.05
UNIT
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
w M
b
p
D
H
D
cE
0.27
0.18
0.17
0.12
9
8
Z
D
B
02.55 mm
(1)(1)(1)
D
5.1
4.9
w M
b
p
v M
v M
scale
(1)
eH
H
5.1
4.9
0.5
7.15
6.85
D
E
A
B
H
E
E
7.15
6.85
A
A
LL
p
0.75
1.0
0.45
2
A
1
detail X
Z
D
0.2
0.120.1
0.95
0.55
(A )
3
L
p
L
Zywvθ
E
0.95
0.55
o
7
o
0
θ
OUTLINE
VERSION
SOT401-1136E01 MS-026
IEC JEDEC EIAJ
REFERENCES
2001 Apr 1917
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
00-01-19
Page 18
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
SOLDERING
Introduction to soldering surface mount packages
Thistext givesavery briefinsight toacomplex technology.
A more in-depth account of soldering ICs can be found in
our
“Data Handbook IC26; Integrated Circuit Packages”
(document order number 9398 652 90011).
There is no soldering method that is ideal for all surface
mount IC packages. Wavesoldering isnot alwayssuitable
for surface mount ICs, or for printed-circuit boards with
high population densities. In these situations reflow
soldering is often used.
Reflow soldering
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
tothe printed-circuitboard byscreen printing, stencillingor
pressure-syringe dispensing before package placement.
Several methods exist for reflowing; for example,
infrared/convection heating in a conveyor type oven.
Throughput times(preheating, solderingand cooling)vary
between 100 and 200 seconds depending on heating
method.
Typical reflow peak temperatures range from
215 to 250 °C. The top-surface temperature of the
packages should preferable be kept below 230 °C.
Wave soldering
Conventional single wave soldering is not recommended
forsurface mountdevices(SMDs) orprinted-circuitboards
with a high component density, as solder bridging and
non-wetting can present major problems.
To overcome these problems the double-wave soldering
method was specifically developed.
TDA8766
If wave soldering isused the following conditions must be
observed for optimal results:
• Use a double-wave soldering method comprising a
turbulent wavewith high upward pressure followed by a
smooth laminar wave.
• For packages with leads on two sides and a pitch (e):
– larger than or equal to 1.27 mm, the footprint
longitudinal axis is preferred to be parallel to the
transport direction of the printed-circuit board;
– smaller than 1.27 mm, the footprint longitudinal axis
must be parallel to the transport direction of the
printed-circuit board.
The footprint must incorporate solder thieves at the
downstream end.
• Forpackages withleadson foursides,the footprintmust
be placedat a 45° angleto the transport directionof the
printed-circuit board. The footprint must incorporate
solder thieves downstream and at the side corners.
During placementand beforesoldering, thepackage must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Manual soldering
Fix the component by first soldering two
diagonally-opposite end leads. Use a low voltage (24 V or
less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to
300 °C.
When using a dedicated tool, all other leads can be
soldered in one operation within 2 to 5 seconds between
270 and 320 °C.
2001 Apr 1918
Page 19
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
TDA8766
analog-to-digital converter
Suitability of surface mount IC packages for wave and reflow soldering methods
1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum
2. These packages are not suitable for wave soldering asa solder joint between the printed-circuit board and heatsink
3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm;
5. Wave solderingis only suitablefor SSOP andTSSOP packageswith a pitch(e) equal toor larger than0.65 mm; it is
, SO, SOJsuitablesuitable
temperature (with respect to time) and body size of the package, there is a risk that internal or external package
cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the
Drypack information in the
(at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
The package footprint must incorporate solder thieves downstream and at the side corners.
it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
Objective dataDevelopmentThis data sheet contains data from the objective specification for product
Preliminary dataQualificationThis data sheet contains data from the preliminary specification.
Product dataProductionThis data sheet contains data from the product specification. Philips
Notes
1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was
published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
(1)
STATUS
(2)
development. Philips Semiconductors reserves the right to change the
specification in any manner without notice.
Supplementary data will be published at a later date. Philips
Semiconductors reserves the right to change the specification without
notice, in order to improve the design and supply the best possible
product.
Semiconductors reserves the right to make changes at any time in order
to improve the design, manufacturing and supply. Changes will be
communicated according to the Customer Product/Process Change
Notification (CPCN) procedure SNW-SQ-650A.
DEFINITIONS
DEFINITIONS
Short-form specification The data in a short-form
specification is extracted from a full data sheet with the
same type number and title. For detailed information see
the relevant data sheet or data handbook.
Limiting valuesdefinition Limiting values givenare in
accordance with the Absolute Maximum Rating System
(IEC 60134). Stress above one or more of the limiting
values may cause permanent damage to the device.
These are stress ratings only and operation of the device
atthese orat any otherconditions abovethosegiven inthe
Characteristics sectionsof the specification isnot implied.
Exposure to limiting values for extended periods may
affect device reliability.
Application information Applications that are
described herein for any of these products are for
illustrative purposes only. Philips Semiconductors make
norepresentation orwarrantythat suchapplicationswill be
suitable for the specified use without further testing or
modification.
DISCLAIMERS
Life support applications These products are not
designed for use in life support appliances, devices, or
systems where malfunction of these products can
reasonably be expected toresult inpersonal injury.Philips
Semiconductorscustomers usingorselling theseproducts
for use in such applications do so at their own risk and
agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Right to make changes Philips Semiconductors
reserves the right to make changes, without notice, in the
products, including circuits, standard cells, and/or
software, described or contained herein in order to
improve design and/or performance. Philips
Semiconductors assumes no responsibility or liability for
theuse ofanyof theseproducts,conveys nolicence or title
under any patent, copyright, or mask work right to these
products,and makesno representationsorwarranties that
these products are free from patent, copyright, or mask
work right infringement, unless otherwise specified.
2001 Apr 1920
Page 21
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
TDA8766
NOTES
2001 Apr 1921
Page 22
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
TDA8766
NOTES
2001 Apr 1922
Page 23
Philips SemiconductorsProduct specification
10-bit high-speed 3.0 to 5.25 V
analog-to-digital converter
TDA8766
NOTES
2001 Apr 1923
Page 24
Philips Semiconductors – a w orldwide compan y
Argentina: see South America
Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140,
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 3341 299, Fax.+381 11 3342 553
For all other countries apply to: Philips Semiconductors,
Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN,
The Netherlands, Fax. +31 40 27 24825
The information presented in thisdocument does not form partof any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
2001
Internet: http://www.semiconductors.philips.com
72
Printed in The Netherlands753504/04/pp24 Date of release: 2001Apr 19Document order number: 9397 750 08215
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.