10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
Product specification
Supersedes data of 1995 Mar 22
File under Integrated Circuits, IC02
1996 Mar 20
Page 2
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
FEATURES
• 10-bit resolution
• 2.7 to 5.25 V operation
• Sampling rate up to 20 MHz
• DC sampling allowed
• High signal-to-noise ratio over a large analog input
frequency range (9.3 effective bits at 1.0 MHz full-scale
input at f
• In range (IR) CMOS output
• CMOS/TTL compatible digital inputs and outputs
• External reference voltage regulator
• Power dissipation only 53 mW (typical)
• Low analog input capacitance, no buffer amplifier
required
• Standby mode
• No sample-and-hold circuit required.
= 20 MHz)
clk
TDA8766
APPLICATIONS
High-speed analog-to-digital conversion for:
• Video data digitizing
• Camera
• Camcorder
• Radio communication.
GENERAL DESCRIPTION
The TDA8766 is a 10-bit high-speed analog-to-digital
converter (ADC) for professional video and other
applications. It converts with 2.7 to 5.25 V operation the
analog input signal into 10-bit binary-coded digital words at
a maximum sampling rate of 20 MHz. All digital inputs and
outputs are CMOS compatible. A standby mode allows
reduction of the device power consumption down to 4 mW.
QUICK REFERENCE DATA
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
V
V
V
V
I
DDA
I
DDD
I
DDO
DDA
DDD1
DDD2
DDO
analog supply voltage2.73.35.25V
digital supply voltage 12.73.35.25V
digital supply voltage 22.73.35.25V
output stages supply voltage2.53.35.25V
analog supply current−7.510mA
digital supply current−7.510mA
output stages supply currentf
= 20 MHz; CL= 20 pF;
clk
−12mA
ramp input
INLintegral non-linearityf
DNLdifferential non-linearityf
f
clk(max)
P
tot
maximum clock frequency20−−MHz
total power dissipationV
10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
BLOCK DIAGRAM
handbook, full pagewidth
analog
voltage input
V
RT
V
V
RM
V
DDA
7
15
R
LAD
I
14
11
ANALOG -TO - DIGITAL
CONVERTER
CLK
5
CLOCK DRIVER
LATCHES
V
DDD2
18
TDA8766
OE
16
CMOS
OUTPUTS
6
1
D9
D8
31
D7
30
D6
29
D5
28
27 D4
26
D3
25
D2
23 D1
22
D0
TDA8766
STDBY
MSB
data outputs
LSB
V
10
RB
CMOS
OUTPUT
321
SSOVSSD1
digital
ground 1
9
V
analog
ground
SSA
19
V
digital
ground 2
SSD2
IN RANGE LATCH
V
output
ground
20
MLC853
V
DDO
IR
2
4
output
V
DDD1
Fig.1 Block diagram.
1996 Mar 203
Page 4
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
PINNING
SYMBOL PINDESCRIPTION
D91data output; bit 9 (MSB)
IR2in range data output
V
SSD1
V
DDD1
CLK5clock input
STDBY6standby mode input
V
DDA
n.c.8not connected
V
SSA
V
RB
V
RM
n.c.12not connected
n.c.13not connected
V
I
V
RT
OE16output enable input
n.c.17not connected
3digital ground 1
4digital supply voltage 1 (2.7 to 5.25 V)
7analog supply voltage (2.7 to 5.25 V)
9analog ground
10reference voltage BOTTOM input
11reference voltage MIDDLE
14analog input voltage
15reference voltage TOP input
TDA8766
SYMBOL PINDESCRIPTION
V
DDD2
V
SSD2
V
DDO
V
SSO
D022data output; bit 0 (LSB)
D123data output; bit 1
n.c.24not connected
D225data output; bit 2
D326data output; bit 3
D427data output; bit 4
D528data output; bit 5
D629data output; bit 6
D730data output; bit 7
D831data output; bit 8
n.c.32not connected
18digital supply voltage 2 (2.7 to 5.25 V)
19digital ground 2
20positive supply voltage for output
stage (2.5 to 5.25 V)
21digital output ground
handbook, full pagewidth
index
corner
D9
V
SSD1
V
DDD1
CLK
STDBY
V
DDA
n.c.
n.c.
D8
D7
D6
D5
D4
D3
D2
32
31
30
29
28
27
26
25
1
2
IR
3
4
TDA8766
5
6
7
8
9
10
11
12
13
14
15
16
RT
OE
V
SSA
V
I
RB
RM
V
n.c.
V
n.c.
V
24
23
22
21
20
19
18
17
MLC854
n.c.
D1
D0
V
SSO
V
DDO
V
SSD2
V
DDD2
n.c.
Fig.2 Pin configuration.
1996 Mar 204
Page 5
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
TDA8766
analog-to-digital converter
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOLPARAMETERCONDITIONSMIN.MAX.UNIT
V
DDA
V
DDD1
V
DDO
∆V
V
I
V
clk(p-p)
I
O
T
stg
T
amb
T
j
DD
, V
DDD2
analog supply voltagenote 1−0.3+7.0V
digital supply voltagesnote 1−0.3+7.0V
output stages supply voltagenote 1−0.3+7.0V
supply voltage difference
− V
V
V
V
DDA
DDD
DDA
− V
− V
DDD
DDO
DDO
input voltagereferenced to V
AC input voltage for switching
may have any value between −0.3 V and +7.0 V provided that the supply
DDO
voltage differences ∆VDD are respected.
HANDLING
Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is
desirable to take normal precautions appropriate to handling integrated circuits.
THERMAL CHARACTERISTICS
SYMBOLPARAMETERVALUEUNIT
R
th j-a
thermal resistance from junction to ambient in free air90K/W
1996 Mar 205
Page 6
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
TDA8766
analog-to-digital converter
CHARACTERISTICS
V
DDA=V7
short-circuited together; V
unless otherwise specified.
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
Supply
V
DDA
V
DDD1
V
DDD2
V
DDO
∆V
I
DDA
I
DDD
I
DDO
DD
to V9= 3.3 V; V
DDD=V4
i(p-p)
to V3=V18to V19= 3.3 V; V
= 1.83 V; CL= 20 pF; T
DDO=V20
=0to+70°C; typical values measured at T
amb
to V21= 3.3 V; V
SSA,VSSD
and V
amb
SSO
=25°C;
analog supply voltage2.73.35.25V
digital supply voltage 12.73.35.25V
digital supply voltage 22.73.35.25V
output stages supply voltage2.53.35.25V
voltage difference
V
V
V
DDA
DDA
DDD
− V
− V
− V
DDD
DDO
DDO
−0.2−+0.2V
−0.2−+3.0V
−0.2−+3.0V
analog supply current−7.510mA
digital supply current−7.510mA
output stages supply currentf
= 20 MHz;
clk
−12mA
ramp input; CL=20pF
Inputs
C
LOCK INPUT CLK (REFERENCED TO V
V
IL
V
IH
I
IL
I
IH
Z
I
C
I
LOW level input voltage0−0.3V
HIGH level input voltage0.7V
SIGNAL-TO-NOISE RATIO; see Fig.9; note 5
S/Nsignal-to-noise ratio (full scale)without harmonics;
f
= 20 MHz;
clk
fi= 1 MHz
−±1±2LSB
−±0.25±0.7LSB
−60−dB
1996 Mar 207
Page 8
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
TDA8766
analog-to-digital converter
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
E
FFECTIVE BITS; see Fig.9; note 5
EBeffective bitsf
Timing (f
t
ds
t
h
t
d
= 20 MHz; CL= 20 pF); see Fig.4; note 6
clk
sampling delay time−−5ns
output hold time5−−ns
output delay timeV
3-state output delay times; see Fig.5
t
dZH
t
dZL
t
dHZ
t
dLZ
enable HIGH−1418ns
enable LOW−1620ns
disable HIGH−1620ns
disable LOW−1418ns
Standby mode output delay times
t
dSTBLH
t
dSTBHL
standby (LOW-to-HIGH transition)−−200ns
start-up (HIGH-to-LOW transition)−−500ns
Notes
1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock
must not be less than 1 ns.
2. Analog input voltages producing code 0 up to and including 1023:
a) V
(voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and
osB
the reference voltage BOTTOM (VRB) at T
b) V
(voltage offset TOP) is the difference between VRT (reference voltage TOP) and the analog input which
osT
produces data outputs equal to 1023 at T
3. In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities
of the converter reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to
pins VRB and VRT via offset resistors ROB and ROT as shown in Fig.3.
= 20 MHz
clk
f
= 300 kHz−9.5−bits
i
f
= 1 MHz−9.3−bits
i
= 3.58 MHz−8.0−bits
f
i
= 4.75 V81215ns
DDO
= 3.15 V81720ns
V
DDO
V
= 2.7 V82124ns
DDO
=25°C.
amb
=25°C.
amb
a) The current flowing into the resistor ladder is I
to cover code 0 to code 1023, is
b) Since R
----------------------------------------R
, ROB and ROT have similar behaviour with respect to process and temperature variation, the ratio
L
R
L
++
OBRLROT
will be kept reasonably constant from part to part. Consequently variation of the output codes
V
RLIL×
I
= and the full-scale input range at the converter,
------------------------------------------
L
R
OBRLROT
-----------------------------------------R
OBRLROT
at a given input voltage depends mainly on the difference V
voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching
between each of them is then optimized.
1996 Mar 208
V
–
RTVRB
++
R
L
++
RT
V
–()0.871VRTVRB–()×=×==
RTVRB
− VRB and its variation with temperature and supply
Page 9
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
TDA8766
analog-to-digital converter
4. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale
input (square-wave signal) in order to sample the signal and obtain correct output data.
5. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8K acquisition points per equivalent
fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency
(NYQUIST frequency). Conversion to signal-to-noise ratio: S/N = EB × 6.02 + 1.76 dB.
6. Output data acquisition: the output data is available after the maximum delay time of td.
handbook, halfpage
V
V
V
RT
RM
RB
9
R
OT
code 1023
R
7
R
LAD
6
L
I
L
R
OB
MGD281
code 0
Fig.3 Explanation of note 3.
1996 Mar 209
Page 10
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
TDA8766
analog-to-digital converter
Table 1Output coding and input voltage (typical values; referenced to V
10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
INTERNAL PIN CONFIGURATIONS
handbook, halfpage
MLC856
V
DDO
D9 to D0
IR
V
SSO
handbook, halfpage
V
V
DDA
SSA
TDA8766
V
I
MLC857
Fig.10 CMOS data and In Range (IR) outputs.
handbook, halfpage
V
DDO
OE
(STDBY)
V
SSO
MLC858
handbook, halfpage
V
V
DDA
V
V
V
SSA
Fig.11 Analog inputs.
RT
RM
RB
R
LAD
MLC859
Fig.12 OE (STDBY) input.
1996 Mar 2014
Fig.13 VRB, VRM and VRT.
Page 15
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
V
DDD
handbook, halfpage
CLK
V
SSD
1
/2V
MLC860
TDA8766
DDD
Fig.14 CLK input.
1996 Mar 2015
Page 16
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
APPLICATION INFORMATION
Additional application information will be supplied upon request (please quote number
handbook, full pagewidth
D9
V
SSD1
V
DDD1
CLK
STDBY
V
DDA
n.c.
(2)
32
31302928272625
1
IR
2
3
4
TDA8766
5
6
7
(2)
8
12
11
(1)
V
RM
(3)
100
nF
9
10
V
V
SSA
SSA
(1)(1)
V
RB
100
nF
V
SSA
n.c.
1314
(2)
n.c.
D5D4D3n.c.
15
(2)
(4)
V
I
100
nF
V
SSA
D2D8D7D6
24
23
22
21
20
19
18
17
16
OE
V
RT
“AN96012”
(2)
n.c.
D1
D0
V
SSO
V
DDO
V
SSD2
V
DDD2
(2)
n.c.
MLC861
TDA8766
).
The analog and digital supplies should be separated and decoupled.
The external voltage reference generator must be built such that a good supply voltage ripple rejection is achieved with respect to the LSB value.
Eventually, the reference ladder voltages can be derived from a well regulated V
(1) VRB, VRM and VRT are decoupled to V
(2) Pins 8, 12, 13, 17, 24 and 32 should be connected to the closest ground pin in order to prevent noise influence.
(3) When VRM is not used, pin 11 can be left open, avoiding the decoupling capacitor. In any case, pin 11 must not be grounded.
(4) When analog input signal is AC coupled, an input bias or a clamping level must be applied to VI input (pin 14).
SSA
.
supply through a resistor bridge and a decoupled capacitor.
DDA
Fig.15 Application diagram.
1996 Mar 2016
Page 17
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
PACKAGE OUTLINE
LQFP32: plastic low profile quad flat package; 32 leads; body 5 x 5 x 1.4 mm
c
y
X
24
25
17
Z
16
E
A
TDA8766
SOT401-1
pin 1 index
32
1
e
DIMENSIONS (mm are the original dimensions)
mm
A
max.
1.60
A
1A2A3bp
0.15
1.5
1.3
0.25
0.05
UNIT
w M
b
p
D
H
D
cE
0.27
0.18
0.17
0.12
e
w M
b
9
8
Z
D
B
02.55 mm
(1)(1)(1)
D
5.1
4.9
p
v M
v M
scale
(1)
eH
5.1
0.5
4.9
H
7.15
6.85
D
E
A
B
H
E
E
7.15
6.85
A
2
A
A
1
detail X
LLpQZywv θ
0.70
0.75
1.0
0.45
0.57
0.2
0.120.1
L
L
Z
0.95
0.55
Q
(A )
3
θ
p
E
D
0.95
0.55
o
7
o
0
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
OUTLINE
VERSION
SOT401-1
IEC JEDEC EIAJ
REFERENCES
1996 Mar 2017
EUROPEAN
PROJECTION
ISSUE DATE
94-04-25
95-12-19
Page 18
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
analog-to-digital converter
SOLDERING
Introduction
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
“IC Package Databook”
our
Reflow soldering
Reflow soldering techniques are suitable for all LQFP
packages.
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method. Typical reflow temperatures range from
215 to 250 °C.
Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45 °C.
Wave soldering
Wave soldering is not recommended for LQFP packages.
This is because of the likelihood of solder bridging due to
closely-spaced leads and the possibility of incomplete
solder penetration in multi-lead devices.
(order code 9398 652 90011).
TDA8766
If wave soldering cannot be avoided, the following
conditions must be observed:
• A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave)
soldering technique should be used.
• The footprint must be at an angle of 45° to the board
direction and must incorporate solder thieves
downstream and at the side corners.
Even with these conditions, do not consider wave
soldering LQFP packages LQFP48 (SOT313-2),
LQFP64 (SOT314-2) or LQFP80 (SOT315-1).
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
6 seconds. Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Repairing soldered joints
Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.
1996 Mar 2018
Page 19
Philips SemiconductorsProduct specification
10-bit high-speed 2.7 to 5.25 V
TDA8766
analog-to-digital converter
DEFINITIONS
Data sheet status
Objective specificationThis data sheet contains target or goal specifications for product development.
Preliminary specificationThis data sheet contains preliminary data; supplementary data may be published later.
Product specificationThis data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
1996 Mar 2019
Page 20
Philips Semiconductors – a worldwide company
Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
All rights are reserved. Reproduction in whole or in part is prohibited without the
prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation
or contract, is believed to be accurate and reliable and may be changed without
notice. No liability will be accepted by the publisher for any consequence of its
use. Publication thereof does not convey nor imply any license under patent- or
other industrial or intellectual property rights.
Printed in The Netherlands
537021/1100/02/pp20Date of release: 1996 Mar 20
Document order number:9397 750 00746
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.