Note 1: Duplicate pins must both be connected for proper operation.
2: Exposed pad of the DFN package is electrically isolated.
8-Pin DFN
(2)
V
DD
INPUT
NC
GND
2
3
4
5
6
7
8
1
TC4420
TC4429
V
DD
OUTPUT
GND
OUTPUT
TC4420 TC4429
V
DD
OUTPUT
GND
OUTPUT
6A High-Speed MOSFET Drivers
Features
• Latch-Up Protected: Will Withstand >1.5A
Reverse Output Current
• Logic Input Will Withstand Negative Swing Up To
5V
• ESD Protected: 4 kV
• Matched Rise and Fall Times:
- 25 ns (2500 pF load)
• High Peak Output Current: 6A
• Wide Input Supply Voltage Operating Range:
- 4.5V to 18V
• High Capacitive Load Drive Capability: 10,000pF
• Short Delay Time: 55 ns (typ.)
• CMOS/TTL Compatible Input
• Low Supply Current With Logic ‘1’ Input:
-450µA (typ.)
• Low Output Impedance: 2.5
• Output Voltage Swing to Within 25 mV of Ground
or V
DD
• Space-Saving 8-Pin SOIC and 8-Pin 6x5 DFN
Packages
Applications
General Description
The TC4420/TC4429 are 6A (peak), single-output
MOSFET drivers. The TC4429 is an inverting driver
(pin-compatible with the TC429), while the TC4420 is a
non-inverting driver. These drivers are fabricated in
CMOS for lower power and more efficient operation
versus bipolar drivers.
Both devices have TTL/CMOS compatible inpu ts that
can be driven as high a s V
without upset or damage to th e device. T his elimi nates
the need for external level-shifting circuitry and its
associated cost and size. The output swing is rail-to-rail,
ensuring better dri ve voltage margin, espe cially during
power-up/power-down sequencing. Propagational
delay time is only 55 ns (typ.) and the output rise and fall
times are only 25 ns (typ.) into 2500 pF across the
usable power supply range.
Unlike other drivers, the TC4420/TC4429 are virtually
latch-up proof. They replace three or more discrete
components, saving PCB area, parts and improving
overall system reliability.
† Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device. These
are stress ratings only and functional operation of the device
at these or any other conditions above those indicated in the
operation sections of the specifications is not implied.
Exposure to Absolute Maximum Rating conditions for
extended periods may affect device reliability.
Input Voltage..................................– 5V to VDD + 0.3V
Input Current (VIN > VDD)...................................50 mA
Electrical Specifications: Unless otherwise noted, all parameters apply with 4.5V V
ParametersSymMinTypMaxUnitsConditions
Temperature Ranges
Specified Temperature Range (C)T
Specified Temperature Range (I)T
Specified Temperature Range (E)T
Specified Temperature Range (V)T
Maximum Junction TemperatureT
Storage Temperature RangeT
DS21419D-page 4 2002-2012 Microchip Technology Inc.
TC4420/TC4429
V = 12V
DD
V = 5V
DD
60
40
20
10
1000
10,000
Capcitive Load (pF)
V = 18V
DD
80
100
Time (nsec)
50
40
30
20
10
0
–60–202060100
140
TA (°C)
Delay Time (nsec)
D1
t
D2
t
C = 2200 pF
L
V = 18V
DD
0
2.0TYPICAL PERFORMANCE CURVES
Note:The graphs and ta bles provided followi ng thi s n ote are a statistical s umm ar y based on a limited number of
samples and are provided for informational purposes only. The performance characteristics listed herein
are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore outside the warranted range.
Note: Unless otherwise indicated, TA = +25°C with 4.5V VDD 18V.
120
100
C = 10,000 pF
80
60
Time (nsec)
40
20
0
579111315
Supply Voltage (V)
L
C = 4700 pF
L
C = 2200 pF
L
FIGURE 2-1:Rise Time vs. Supply
Voltage.
100
80
C = 10,000 pF
60
40
Time (nsec)
20
0
57 9111315
Supply Voltage (V)
L
C = 4700 pF
L
C = 2200 pF
L
FIGURE 2-4:Fall Time vs. Supply
Voltage.
100
80
60
40
V = 5V
DD
V = 12V
Time (nsec)
20
10
1000
DD
Capacitive Load (pF)
V = 18V
DD
10,00
FIGURE 2-2:Rise Time vs. Capacitive
Load.
FIGURE 2-3:Propagation Delay Time vs.
Temperature.
The VDD input is the bias supp ly for the MO SFET driver
and is rated for 4.5V to 18V with respect to the ground
pins. The VDD input should be bypassed to ground with
a local ceramic capacitor. The value of the capacito r
should be chos en base d on the c apacitiv e load th at is
being driven. A minimum val ue of 1. 0µF is suggested.
Pin No.
8-Pin DFN
Pin No.
5-Pin TO-220
SymbolDescription
DD
DD
Supply input, 4.5V to 18V
Metal Tab is at the VDD Potential
3.3CMOS Push-Pull Output
The MOSFET driver output is a low-impedance,
CMOS, push-pull style output capable of driving a
capacitive load with 6.0A peak currents. The MOSFET
driver output is capable of withstanding 1.5A peak
reverse currents of either polarity.
3.4Ground
3.2Control Input
The MOSFET driver input is a high-impedance,
TTL/CMOS compatible input. The input circuitry of the
TC4420/TC4429 MOSFET driver also has a “speedup” capacitor. This helps to decrease the propagation
delay times of the driver. Because of this, input signals
with slow rising or falling edges should not be us ed, a s
this can result in double-pulsing of the MOSFET driver
output.
The ground pins are the return path for the bias current
and the high peak currents that discharge the load
capacitor . The ground pins sh ould be tied into a ground
plane or have very short traces to the bias supply
source return.
3.5Exposed Metal Pad
The exposed met al p ad of the 6x5 DFN pac ka ge i s n ot
internally connected to any potential. Therefore, this
pad can be connected to a ground plane or other
copper plane on a printed circuit board (PCB) to aid in
heat removal from the package.
DS21419D-page 8 2002-2012 Microchip Technology Inc.
4.0APPLICATIONS INFORMATION
Inverting Driver
Non-Inverting Driver
Input
t
D1
t
F
t
R
t
D2
Input: 100 kHz,
square wave,
t
RISE
= t
FALL
10 ns
Output
Input
Output
t
D1
t
F
t
R
t
D2
+5V
10%
90%
10%
90%
10%
90%
+18V
0V
90%
10%
10%
10%
90%
+5V
+18V
0V
0V
0V
90%
26
7
54
18
CL = 2,500 pF
0.1 µF
4.7 µF
Input
V
DD
= 18V
Output
0.1 µF
Note: Pinout shown is for the PDIP, SOIC, DFN and CERDIP packages.
YYear code (last digit of calendar year)
YYYear code (last 2 digits of calendar year)
WWWeek code (week of January 1 is week ‘01’)
NNNAlphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
*This package is Pb-free. The Pb-free JEDEC designator ()
can be found on the outer packaging for this package.
Note:In the event the full Microchip part num ber can not be ma rke d on one li ne, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
3
e
5.0PACKAGING INFORMATION
5.1Package Marking Information
DS21419D-page 10 2002-2012 Microchip Technology Inc.
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
protrusions shall not exceed .010" (0.254mm) per side.
JEDEC equivalent: TO-220
*Controlling Parameter
Mold Draft Angle
Lead Width
Lead Thickness
a
C1
b
.014
Dimension Limits
Overall Height
Lead Length
Overall Width
Lead Pitch
A
L
E
.540
MIN
e
Units
.060
INCHES*
.0220.360.56
MILLIMETERS
.190
.56013.72
MINMAX
4.83
14.22
MAX
.1604.06
3°7°3°7°
Overall LengthD
1.020.64.040.025
Overall Lead Centerse1.263
.385
.560
.2736.686.93
.0721.521.83
.4159.7810.54
.59014.2214.99
Through Hole DiameterP.146.1563.713.96
J1Base to Bottom of Lead.0902.29.1152.92
Through Hole Center
Q
.1032.87.1132.62
Flag ThicknessF.0451.40.0551.14
Flag LengthH1.2346.55.2585.94
Space Between Leadse3.0301.02.0400.76
Note:For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
5-Lead Plastic Transistor Outline (AT) (TO-220)
DS21419D-page 12 2002-2012 Microchip Technology Inc.
8-Lead Ceramic Dual In-line – 300 mil (JA) (CERDIP)
10.169.158.13.400.360.320
eB
Overall Row Spacing
0.510.460.41.020.018.016BLower Lead Width
1.651.401.14.065.055.045
B1
Upper Lead Width
0.380.290.20.015.012.008
c
Lead Thickness
5.084.133.18.200.163.125LTip to Seating Plane
10.169.789.40.400.385.370DOverall Length
7.626.735.84.300.265.230
E1
Ceramic Pkg. Width
8.137.757.37.320.305.290EShoulder to Shoulder Width
1.020.770.51.040.030.020
A1
Standoff §
5.084.574.06.200.180.160ATop to Seating Plane
2.54.100
p
Pitch
88
n
Number of Pins
MAX
NOM
MINMAX
NOM
MINDimension Limits
MILLIMETERSINCHES*Units
JEDEC Equivalent: MS-030
Drawing No. C04-010
*Controlling Parameter
Note:For the most current package drawings, please see the Microchip Packaging Specification located
Note:For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.m ic roc hip.c om /p a ckagi ng
8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S) – Saw Singulated
DS21419D-page 14 2002-2012 Microchip Technology Inc.
TC4420/TC4429
B1
B
A1
A
L
A2
p
E
eB
c
E1
n
D
1
2
UnitsINCHES*MILLIMETERS
Dimension LimitsMINNOMMAXMINNOMMAX
Number of Pins
n
88
Pitch
p
.1002.54
Top to Seating PlaneA.140.155.1703.563.944.32
Molded Package ThicknessA2.115.130.1452.923.303.68
Base to Seating PlaneA1.0150.38
Shoulder to Shoulder WidthE.300.313.3257.627.948.26
Molded Package WidthE1.240.250.2606.106.356.60
Overall LengthD.360.373.3859.149.469.78
Tip to Seating PlaneL.125.130.1353.183.303.43
Lead Thickness
c
.008.012.0150.200.290.38
Upper Lead WidthB1.045.058.0701.141.461.78
Lower Lead WidthB.014.018.0220.360.460.56
Overall Row Spacing§eB.310.370.4307.879.4010.92
Mold Draft Angle Top
51015 51015
Mold Draft Angle Bottom
51015 51015
* Controlling Parameter
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
JEDEC Equivalent: MS-001
Drawing No. C04-018
.010” (0.254mm) per side.
§ Significant Characteristic
Note:For the most current package drawings, please see the Microchip Packaging Specification located
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
.010” (0.254mm) per side.
JEDEC Equivalent: MS-012
Drawing No. C04-057
§ Significant Characteristic
Note:For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
8-Lead Plastic Small Outline (OA) – Narrow, 150 mil (SOIC)
DS21419D-page 16 2002-2012 Microchip Technology Inc.
Temperature Range:C= 0°C to +70°C (PDIP, SOIC, and TO-220 Only)
I=-25°C to +85°C (CERDIP Only)
E=-40°C to +85°C
V=-40°C to +125°C
Package:AT= TO-220, 5-lead (C-Temp Only)
JA= Ceramic Dual In-line (300 mil Body), 8-lead
(I-Temp Only)
MF= Dual, Flat, No-Lead (6X5 mm Body), 8-lead
MF713 = Dual, Flat, No-Lead (6X5 mm Body), 8-lead
(Tape and Reel)
PA= Plastic DIP (300 mil Body), 8-lead
OA= Plastic SOIC, (150 mil Body), 8-lead
OA713 = Plastic SOIC, (150 mil Body), 8-lead
(Tape and Reel)
PB FreeG= Lead-Free device*
= Blank
* Available on selected packages. Contact your local sales
representative for availability
PART NO.XXX
PackageTemperature
Range
Device
Examples:
a)TC4420CAT:6A High-Speed MOSFET
Driver, Non-inverting,
TO-220 package,
0°C to +70°C.
b)TC4420EOA:
6A High-Speed MOSFET
Driver, Non-inverting,
SOIC package,
-40°C to +85°C.
c)TC4420VMF:
6A High-Speed MOSFET
Driver, Non-inverting,
DFN package,
-40°C to +125°C.
a)TC4429CAT:
6AHigh-Speed MOSFET
Driver, Inverting,
TO-220 package,
0°C to +70°C
b)TC4429EPA:
6AHigh-Speed MOSFET
Driver, Inverting,
PDIP package,
-40°C to +85°C
c)TC4429VMF:
6AHigh-Speed MOSFET
Driver, Inverting,
DFN package,
-40°C to +125°C
XXX
Tape and
Reel
X
PB Free
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
Sales and Support
Data Sheets
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and
recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:
1.Your local Microchip sales office
2.The Microchip Worldwide Site (www.microchip.com)
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.
Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.
DS21419D-page 20 2002-2012 Microchip Technology Inc.
Note the following details of the code protection feature on Microchip devices:
YSTEM
CERTIFIED BY DNV
== ISO/TS 16949==
•Microchip products meet the specification contained in their particular Microchip Data Sheet.
•Microchip believes that its family of products is one of the most secure families of its kind on the market t oday, when used in the
intended manner and under normal conditions.
•There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
•Microchip is willing to work with the customer who is concerned about the integrity of their code.
•Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are com mitted to continuously improving the c ode prot ection f eatures of our
products. Attempts to break Microchip’s code protection feature may be a violation of t he Digit al Mill ennium Copyright Act. If such act s
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device
applications and t he lik e is provided only for your convenience
and may be su perseded by upda t es . It is y our responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR
FITNESS FOR PURPOSE. Microchip disclaims all liability
arising from this information and its use. Use of Microchip
devices in life supp ort and/or safety ap plications is entir ely at
the buyer’s risk, and the buyer agrees to defend, indemnify and
hold harmless M icrochip from any and all dama ges, claims,
suits, or expenses re sulting from such use. No licens es are
conveyed, implicitly or otherwise, under any Microchip
intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, dsPIC,
FlashFlex, K
PICSTART, PI C
and UNI/O are registered trademarks of Microchip T echnology
Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor,
MTP, SEEVAL and The Embedded Control Solutions
Company are registered trademarks of Microchip Technology
Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of
Microchip Technology Inc. in other countries.
Analog-for-the-Digital Age, Application Maestro, BodyCom,
chipKIT, chipKIT logo, CodeGuard, dsPICDEM,
dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial
Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB
Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code
Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit,
PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O,
Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA
and Z-Scale are trademarks of Microchip Technology
Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip T echnology Incorporated
in the U.S.A.
GestIC and ULPP are registered trademarks of Microchip
Technology Germany II GmbH & Co. & KG, a subsidiary of
Microchip T echnology Inc., in other countries.
All other trademarks mentioned herein are property of their
respective companies.
Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
®
MCUs and dsPIC® DSCs, KEELOQ
®
code hopping
Worldwide Sales and Service
AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com
Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088