Using the latest high voltage MESH OVERLAY
process, STMicroelectronics has designed an
advanced family ofpower MOSFETs with
outstanding performances. The new patent
pending strip layout coupled with the Company’s
proprietary edge termination structure, gives the
lowest RDS(on) per area, exceptional avalanche
and dv/dt capabilities and unrivalled gate charge
and switching characteristics.
Ω
R
DS(on)
<2.5Ω
<2.5
Ω
I
D
5A
5A
Ω
- 5A - TO-220/TO-220FP
PowerMESHMOSFET
PRELIMINARY DATA
3
2
1
TO-220TO-220FP
INTERNAL SCHEMATIC DIAGRAM
1
3
2
APPLICATIONS
■ HIGHCURRENT, HIGH SPEEDSWITCHING
■ UNINTERRUPTIBLEPOWERSUPPLY(UPS)
■ DC-DC& DC-AC CONVERTERSFOR
TELECOM,INDUSTRIAL AND CONSUMER
ENVIRONMENT
ABSOLUTE MAXIMUM RATINGS
SymbolParameterValueUnit
ST P5 NB90STP 5NB 90FP
V
V
V
I
DM
P
dv/ dt(
V
T
(•) Pulse width limitedby safe operating area(1)I
(*) Limited only by maximum temperature allowed
September 1998
Drain-source Voltage (VGS=0)900V
DS
Dra in- gat e Volt age (RGS=20kΩ)
DGR
Gate -sourc e Voltage
GS
Drain Current (continuous) at Tc=25oC55(*)A
I
D
Drain Current (continuous) at Tc=100oC3.13.1(*)A
I
D
900V
30V
±
(•)Drain Current (pulsed)2020A
Total Dissipation at Tc=25oC12540W
tot
Derating Factor1.00.32W/
) Peak Dio de Recove ry volt age slop e4.54.5V/ns
1
Insulat ion Withstan d Voltage (DC)2000V
ISO
St orage Temperat ure-65 to 150
stg
Max. Op er a t ing J unctio n Temperatu re150
T
j
SD
≤5 Α,
di/dt
≤
200A/µs, V
≤
DD
V
(BR)DSS
,Tj≤T
JMAX
o
C
o
C
o
C
1/6
Page 2
STP5NB90/FP
THERMAL DATA
TO-220TO220-FP
R
thj-case
R
thj-amb
R
thc-sink
T
AVALANCHE CHARACTERISTICS
SymbolPara meterMax Val ueUni t
I
AR
Ther mal Resis t an ce Junc ti on-cas eMax13.13
Ther mal Resis t an ce Junc ti on-ambien tMax
Thermal Resistance Case-sinkTyp
Maximum Lead Temperat ure For Soldering P ur p os e
l
62.5
0.5
300
Avalanche Cu rr ent, Repet it ive or Not-Re petitiv e5A
o
C/W
o
C/W
o
C/W
o
C
E
Single Pu lse Avalanche Energy
AS
(starting T
=25oC, ID=IAR,VDD=50V)
j
ELECTRICAL CHARACTERISTICS
=25oC unless otherwisespecified)
(T
case
318mJ
OFF
SymbolParameterTest ConditionsMin.Typ.M ax.Unit
V
(BR)DSS
Drain-sourc e
=250µAVGS=0
I
D
900V
Break d own Voltage
I
DSS
I
GSS
Zero Gate Voltage
Drain Current (V
GS
Gat e- b ody Le akage
Current (V
DS
=0)
=0)
V
=MaxRating
DS
= Max RatingTc=125oC
V
DS
=± 30 V
V
GS
1
50
± 100nA
ON(∗)
SymbolParameterTest ConditionsMin.Typ.M ax.Unit
V
GS(th)
R
DS(on)
I
D(on)
Gate Threshold
V
DS=VGSID
Voltage
Static Drain-source On
VGS=10V ID= 2.5 A2.32.5Ω
Resistanc e
On State Drain Curr ent VDS>I
VGS=10V
= 250µA
D(on)xRDS(on)max
345V
5A
µ
µA
A
DYNAMIC
SymbolParameterTest ConditionsMin.Typ.M ax.Unit
g
(∗)Forward
fs
C
iss
C
oss
C
rss
2/6
Tr ansconduc tance
Input Capacit an c e
Out put Capacita nce
Reverse Transf er
Capacitance
Information furnished is believed to be accurate andreliable. However, STMicroelectronics assumes no responsibility forthe consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights ofSTMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components inlife support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
1998 STMicroelectronics –Printed in Italy – All RightsReserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil -Canada - China -France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - TheNetherlands -