* Operating voltage : 2.5V - 6V.
* Maximum CPU operating frequency : 4MHz at 5V and 1.5MHz at 2.5V
* Dual oscillators :
- 32.768 KHz crystal oscillator for LCD display and watch timer.
- RC oscillator for system clock.
* 40 segments and 16 commons output for LCD driver.
- 1/5 bias, 1/16 duty and 64Hz frame frequency.
- 1/4 bias, 1/8 duty and 128Hz frame frequency.
* I/O port.
- 30 I/O pins.
- Port 1 with selectable interrupt.
* Built in 2K bytes RAM (including LCD storage area).
* Built in 8K bytes ROM for program.
* One 8-bit timer with 8 predefined input clock.
* Five interrupt sources :
* Write this address, the CPU will be hold with LCD state no change.
* When in stand-by mode, the NMI and IRQ will wake up the CPU.
| 1001 To enter sleep mode. Write only.
= 1 Sleep mode 1
= 2 Sleep mode 2
All other values are prohibited. Do not write any other value to this register.
LCD Controller 4 / 4 ISSUE DATE : 3 March, 2000
Page 5
Syntek Semiconductor Co., Ltd
STK55C641
In sleep mode 1, both of the main system oscillator and 32.768KHz sub-system
oscillator will be stopped. So, all function are stopped and only external interrupt can
wake up this chip. The LCD display will be turn off while getting into sleep mode 1.
In sleep mode 2, only main system oscillator will be stopped. So, the following
functions will still keep working.
* The LCD will be kept on.
* The watch timer and fix-time timer will keep going.
* The NMI, port 1, watch timer and fix-time timer interrupt will wake up this chip.
* CPU will keep working if clock source is 32.768K Hz.
1002 Watch timer control register. Write only.
Bit 0 : = 0 Set watch timer interrupt at 10 Hz
= 1 Set watch timer interrupt at 100 Hz
1 : = 0 Set fix-time timer interrupt at 2 Hz
= 1 Set fix-time timer interrupt at 1 Hz
2 : = 0 Normal operation.
= 1 Reset and stop stopwatch timer.
3 : = 0 Stop stopwatch register without reset.
= 1 Start stopwatch timer.
4 : = 0 CPU clock is system clock.
= 1 CPU clock is 32.768K Hz.
7-5 : Reserved.
The default value for each bit is zero. Bit 2 will be cleared to zero automatically after
stopwatch timer reset.
1003 IRQ flag register. Read & write.
Read function :
Bit 0 : = 1 Stopwatch timer interrupt, IRQ1.
1 : = 1 Fix-time timer interrupt, IRQ2.
2 : = 1 Timer interrupt, IRQ3.
3 : = 1 External interrupt, IRQ4.
Write function :
Bit 0 : = 0 Clear stopwatch timer interrupt.
1 : = 0 Clear fix-time timer interrupt.
2 : = 0 Clear timer interrupt.
3 : = 0 Clear external interrupt.
Note : Please do not use the STZ $1003 to clear all the interrupts at the same time.
LCD Controller 5 / 5 ISSUE DATE : 3 March, 2000
Page 6
Syntek Semiconductor Co., Ltd
STK55C641
Also, please do not use the read-modify-write instruction to clear interrupt flag.
For example, LDA#1 and TRB$1003 to clear the IRQ1. Because some
other interrupts may be lost if clear interrupt with above method. Following
procedures are suggested.
* An '1' in this register will set the corresponding pin of port 1 as an output pin.
* The default value for each bit is zero. A pull-up resistor can be added to the pin by
code option. But the pull-up resistor will be disabled if the output state is low.
1006 Port 2 data. Read & write.
1007 Set port 2 bit function. Write only.
* An '1' in this register will set the corresponding pin of port 2 as an output pin.
* The default value for each bit is zero. A pull-up resistor can be added to the pin by
code option. But the pull-up resistor will be disabled if the output state is low.
1008 Port 3 data. Read & write.
1009 Set port 3 bit function. Write only.
* An '1' in this register will set the corresponding pin of port 3 as an output pin.
* The default value for each bit is zero. A pull-up resistor can be added to the pin by
code option. But the pull-up resistor will be disabled if the output state is low.
100A Port 4 data. Read & write.
100B Set port 4 bit function. Write only.
LCD Controller 6 / 6 ISSUE DATE : 3 March, 2000
Page 7
Syntek Semiconductor Co., Ltd
STK55C641
* An '1' in this register will set the corresponding pin of port 4 as an output pin.
* The default value for each bit is zero. A pull-up resistor can be added to the pin by
code option. But the pull-up resistor will be disabled if the output state is low.
100C Set port 1 bit interrupt function. Write only.
* An '1' in this register will set the interrupt function of the corresponding pin of port 1
to be enable. That is, an interrupt will be generated if a low level is detected in the
pin.
* The default value for each bit is zero.
100D Timer 1 data. Read & write.
* Before writing $100D, the program should select timer clock ($100E) first.
* After timer 1 been enabled, the timer will start to count down. When timer counts to
zero, the timer will count from the initial value and IRQ3 will happen.
* The time elapse = ($100D)/timer clock
100E Timer 1 clock select. Write only.
Bit 2-0 : = 000 System clock/2
= 001 System clock/4
= 010 System clock/8
= 011 System clock/16
= 100 System clock/32
= 101 System clock/64
= 110 System clock/128
= 111 System clock/256
7-3 : Reserved
The default value is unknown.
100F Control register. Write only.
Bit 0 : = 0 Disable timer 1 output to SOUND pin.
= 1 Enable timer 1 output to SOUND pin.
1 : = 0 Disable timer 1 interrupt.
= 1 Enable timer 1 interrupt.
2 : = 0 Disable NMI.
= 1 Enable NMI.
3 : = 0 Disable timer 1.
= 1 Enable timer 1.
LCD Controller 7 / 7 ISSUE DATE : 3 March, 2000
Page 8
Syntek Semiconductor Co., Ltd
STK55C641
4 : = 0 LCD off.
= 1 LCD on.
5 : = 0 Disable watch timer interrupt.
= 1 Enable watch timer interrupt.
6 : = 0 Disable fix-time timer interrupt.
= 1 Enable fix-time timer interrupt.
7 : = 0 Disable sound output.
= 1 Enable sound output.
* The default value for each bit is zero.
Timer 1 output
Bit 0 of $100F
Bit 7 of $100F
1010 Stopwatch timer value. Read only.
Bit 3-0 : 1/100 sec data in BCD value.
7-4 : 1/10 sec data in BCD value.
4) The reset status of CPU
If the /RES is keep low more than two system clocks, then the CPU will be reset. After reset,
the interrupt mask flag is set, the decimal mode is cleared and the program counter will be
loaded with the reset vector from address $FFFC and $FFFD. So, after initial procedure the
firmware should do a ‘CLI’ instruction. Otherwise, the CPU will not acknowledge any
interrupt.
* The interrupt function of CPU is disabled after reset. A CLI instruction must be added after
initialize this chip otherwise the CPU will not acknowledge any IRQ.
* All interrupts will wake up CPU from standby mode.
* NMI, IRQ1, IRQ2 and IRQ4 will wake up CPU from sleep mode 2.
* Only IRQ4 will wake up CPU from sleep mode 1.
* If want to accept IRQ in the middle of NMI loop, please reset the IRQ disable flag of the
CPU before IRQ signal come.
* When port 1 is in input mode and pin interrupt enable, a low signal from pin will generate
IRQ4.
6. ABSOLUTE MAXIMUM RATINGS
Operating temperature ........................................................................ 0 to 70 ℃
Storage temperature ...................................................................... -65 to 150 ℃
Supply voltage ............................................................................................... 7 V
Input voltage ........................................................................... -0.6 to Vdd+0.6 V
7. ELECTRICAL CHARACTERISTIC :
ParameterSymbolConditionMinTyp.Max Unit
Supply VoltageVdd2.53.06
Main system frequency∅sysVdd=2.5V-11.5Mhz
Vdd=5V9µA
Input high voltageVihVdd=5.0V2.0
Input low voltageVilVdd=5.0V-0.60.8
Input high leakage currentIihVih=Vdd-1µA
Input low leakage currentIilVil=01µA
Output high voltage
(For SEGx and COMx)
Output low voltage
(for SEGx and COMx)
Output high voltage
(for other pins)
Output low voltage
(for other pins)
Voh1Ioh=-30µAVlcd-
0.2
Vol1Iol=40µA00.2
Voh2Ioh=-2mAVdd-
0.4
Vol2Iol=2mA00.4
Vlcd
Vdd
LCD Controller 10 / 10 ISSUE DATE : 3 March, 2000
Page 11
Syntek Semiconductor Co., Ltd
STK55C641
8. LCD WAVEFORM :
8.1 1/16 duty
1/64 sec
Vlcd
4/5 Vlcd
3/5 Vlcd
COM12/5 Vlcd
1/5 Vlcd
Vss
Vlcd
4/5 Vlcd
3/5 Vlcd
COM22/5 Vlcd
1/5 Vlcd
Vss
Vlcd
4/5 Vlcd
3/5 Vlcd
COM32/5 Vlcd
1/5 Vlcd
Vss
•
•
•
Vlcd
4/5 Vlcd
3/5 Vlcd
COM162/5 Vlcd
1/5 Vlcd
Vss
Vlcd
4/5 Vlcd
3/5 Vlcd
SEGx2/5 Vlcd
1/5 Vlcd
Vss
There are two LCD matrix DOTs active at (SEGx,COM2) and (SEGx,COM16)
LCD Controller 11 / 11 ISSUE DATE : 3 March, 2000
Page 12
Syntek Semiconductor Co., Ltd
STK55C641
8.2 1/8 duty
1/128 sec
COM1
Vlcd
3/4 Vlcd
2/4 Vlcd
COM21/4 Vlcd
Vss
Vlcd
3/4 Vlcd
2/4 Vlcd
COM31/4 Vlcd
Vss
Vlcd
3/4 Vlcd
2/4 Vlcd
COM41/4 Vlcd
Vss
•
•
•
Vlcd
3/4 Vlcd
COM82/4 Vlcd
1/4 Vlcd
Vss
Vlcd
3/4 Vlcd
SEGx2/4 Vlcd
1/4 Vlcd
Vss
There are two LCD matrix DOTs active at (SEGx,COM2) and (SEGx,COM8)
All the operating conditions listed below are for Syntek reference. Syntek will not
guaranty on these values. Please refer to data book or contact Syntek for the guaranty
values.
Operating voltage : _____-_____ V Voltage doubler : ( ) Yes( ) No
Operating current : _____ mA Operating frequency : _____ Hz
Sleep current :