Datasheet SAB9083H Datasheet (Philips)

INTEGRATED CIRCUITS

DATA SH EET

SAB9083

Multistandard Picture-In-Picture
(PIP) controller

Preliminary specification
Supersedes data of 1999 Feb 18
File under Integrated Circuits, IC02

1999 Nov 12

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

FEATURES

• Double window Picture-In-Picture (PIP) in interlaced or
non-interlaced mode at 8-bit resolution

• Internal 1-Mbit DRAM

• Three 8-bit Analog-to-Digital Converters (ADCs) (7-bit

performance) with clamp circuit for each acquisition
channel

• One PLL which generatesthe line-locked clocks for the
subchannel

• One PLL which generates the line-locked clocks for the
main and display channels

• Three 8-bit Digital-to-Analog Converters (DACs)

• Linear zoom in both horizontal and vertical directions for

the subchannel

• Linear zoom in horizontal direction for the main channel

• Three multistandard PIP modes are available.

GENERAL DESCRIPTION

The SAB9083 is a multistandard PIP controller which can
be used in double window applications. The SAB9083
inserts one or two live video signals with reduced size into
another live video signal. The incoming video signals are
expected to be analog baseband signals.

SAB9083

The conversion to the digital environment is done on chip
with ADCs. Processing and storage of the video data is
done entirely in the digital domain. The conversion back to
the analog domain is done by means of DACs. Internal
clocks are generated by PLLs which lock on to the applied
horizontal and vertical syncs.

The main input channel is compressed horizontally by a
factor of two and directly fed to the output. After
compression, a horizontal expansion of two is possible for
the main channel.

The subchannel is also compressed horizontally by a
factor of two but stored in memory before it is fed to the
outputs.

The SAB9083 can also create three multistandard PIP
modes, one with three PIPs placed in a column (MP3) and
two with two columns of three PIPs (MP6, MP6S).
The reduction factors of these PIPs are horizontal1⁄4 and
vertical1⁄3. In the first two modes, the column(s) can be
placed on the left or right side of the screen.

QUICK REFERENCE DATA

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Supply

V
V
I

DDD

I

DDA

DDD
DDA

digital supply voltage 3.0 3.3 3.6 V
analog supply voltage 3.0 3.3 3.6 V
digital supply current − 50 − mA
analog supply current 140 165 210 mA

PLL

f

clk(sys)

B

loop

t

jitter

system clock frequency 1792 × f

HSYNC

− 28 − MHz
loop bandwidth − 4 − kHz
short term stability peak-to-peak jitter for 64 µs −−4ns

ζ damping factor − 0.7 −

ORDERING INFORMATION

PACKAGE

TYPE NUMBER

NAME DESCRIPTION VERSION

SAB9083H QFP100 plastic quad flat package; 100 leads (lead length 1.95 mm);

body 14 × 20 × 2.8 mm

SOT317-2

1999 Nov 12 2

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

1999 Nov 12 3

handbook, full pagewidth

BLOCK DIAGRAM

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

controller

V

bias(SA)

V

ref(T)(SA)

V

ref(B)(SA)

SHSYNC
SVSYNC

V

bias(MA)

V

ref(T)(MA)

V

ref(B)(MA)

DHSYNC
DVSYNC

SU
SV
SY

MU
MY
MV

V

DDA(MF)

79
81
83
84
82
80

87
72

2
98
100
97
99
1

94
70

V

V

SSA(MA)

V

DDA(MA)

34

89

DDA(SP)

V

SSA(SP)

V

DDA(DA)

56

CLAMP AND ADC

PLL AND CLOCK

GENERATOR

CLAMP AND ADC

PLL AND CLOCK

GENERATOR

90 91 92 95

V

SSA(DP)

V

SSA(DA)

V

DDA(DP)

V

DDD(DA)

714

V

DDD(MA)

V

SSD(DA)

V

SSD(MA)

V

SSD(P1)

15 16

96

V

DDD(RP)

V

DDD(P1)

17 20

HORIZONTAL

AND

VERTICAL

FILTER

LINE MEMORY INTERNAL DRAM

HORIZONTAL

FILTER

19

21 to 29, 31,
52 to 60

n.c.

V

DDD(RL)

V

SSD(RL)

V

39 40

V

DDD(RM)

SSD(RM)

41 42

POR

CONTROL

75

V

SSD(RP)

2

I

C-BUS

SDA

V

DDD(P2)

61 64

V

SSD(P2)

V

SSD(D)

65 66

V

DDA(SA)

V

DDD(D)

67 76

DAC AND BUFFER

DISPLAY

CONTROL

V

SSA(SA)

SAB9083

TEST

CONTROL

73 88 93 44 43 45 46 47

74

T7

T6

SCL

TCBD TCBR

TCLKTMTCBC

V

DDA(SF)

77 78

V

SSD(SA)

V

DDD(SA)

85 86

18, 19

2

48 to 51

4

62, 63

32 to 37

MGL584

8

DY

10

DV

12

DU

9

V

bias(DA)

11

V

ref(T)(DA)

13

V

ref(B)(DA)

69

PKOFF

68

FBL

V

SSD(T1)

and

V

SSD(T2)

30

V

SSD(T3)

V

SSD(T4)

to

V

SSD(T7)

V

SSD(T8)

and

V

SSD(T9)

71

DCLK

38

TC

6

T5 to T0

SAB9083

Fig.1 Block diagram.

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

PINNING

SYMBOL PIN TYPE DESCRIPTION

V

ref(B)(MA)

MU 2 I analog U input for main channel
V

DDA(MF)

V

SSA(MA)

V

DDA(MA)

V

DDA(DA)

V

SSA(DA)

DY 8 O analog Youtput of DAC
V

bias(DA)

DV 10 O analog V output of DAC
V

ref(T)(DA)

DU 12 O analog U output of DAC
V

ref(B)(DA)

V

DDD(DA)

V

SSD(DA)

V

SSD(P1)

V

DDD(P1)

V

SSD(T1)

V

SSD(T2)

V

DDD(RP)

n.c. 21 to 29 − not connected
V

SSD(T3)

n.c. 31 − not connected
T5 32 I/O test data input/output bit 5 (CMOS levels)
T4 33 I/O test data input/output bit 4 (CMOS levels)
T3 34 I/O test data input/output bit 3 (CMOS levels)
T2 35 I/O test data input/output bit 2 (CMOS levels)
T1 36 I/O test data input/output bit 1 (CMOS levels)
T0 37 I/O test data input/output bit 0 (CMOS levels)
TC 38 I test control input (CMOS levels)
V

DDD(RL)

V

SSD(RL)

V

SSD(RM)

V

DDD(RM)

TCLK 43 I test clock input (CMOS levels)
TM 44 I test mode input (CMOS levels)
TCBD 45 I test control block data input (CMOS levels)
TCBC 46 I test control block clock input (CMOS levels)
TCBR 47 I test control block reset input (CMOS levels)
V

SSD(T4)

to V

SSD(T7)

1 I/O analog bottom reference voltage for main channel ADCs

3 S analog supply voltage for main channel front-end buffers
4 S analog ground for main channel ADCs
5 S analog supply voltage for main channel ADCs
6 S analog supply voltage for DACs
7 S analog ground for DACs

9 I/O input/output analog bias reference voltage for DACs

11 I/O input/output analog top reference voltage for DACs

13 I/O analog bottom reference voltage for DACs
14 S digital supply voltage for DACs
15 S digital ground for DACs
16 S digital ground for periphery
17 S digital supply voltage for periphery
18 S digital ground for test
19 S digital ground for test
20 S digital supply voltage for memory periphery

30 S digital ground for test

39 S digital supply voltage for memory logic
40 S digital ground for memory logic
41 S digital ground for memory core
42 S digital supply voltage for memory core

48 to 51 S digital ground for test

SAB9083

1999 Nov 12 4

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

SAB9083

controller

SYMBOL PIN TYPE DESCRIPTION

n.c. 52 to 60 − not connected
V

SSD(RP)

V

SSD(T8)

V

DDD(P2)

V

SSD(P2)

V

SSD(D)

V

DDD(D)

and V

SSD(T9)

FBL 68 O fast blanking control signal output (CMOS levels; +5 V tolerant)
PKOFF 69 O peak off control signal output (CMOS levels; +5 V tolerant)
DVSYNC 70 I vertical sync display channel input (CMOS levels; +5 V tolerant)
DCLK 71 I test clock input (28 MHz; CMOS levels)
SVSYNC 72 I vertical sync for subchannel input (CMOS levels; +5 V tolerant)
SCL 73 I/O input/output serial clock (I
SDA 74 I/O input/output serial data/acknowledge output (I
POR 75 I power-on reset input (CMOS levels; pull-up resistor connected to V
V

DDA(SA)

V

SSA(SA)

V

DDA(SF)

SU 79 I analog U input for subchannel
V

ref(B)(SA)

SV 81 I analog V input for subchannel
V

ref(T)(SA)

SY 83 I analog Y input for subchannel
V

bias(SA)

V

SSD(SA)

V

DDD(SA)

SHSYNC 87 I horizontal sync input for subchannel (V
T6 88 I/O test data input/output bit 7 (CMOS levels)
V

DDA(SP)

V

SSA(SP)

V

SSA(DP)

V

DDA(DP)

T7 93 I/O test data input/output bit 6 (CMOS levels)
DHSYNC 94 I horizontal sync input for display channel (V
V

DDD(MA)

V

SSD(MA)

V

bias(MA)

MY 98 I analog Y input for main channel
V

ref(T)(MA)

MV 100 I analog V input for main channel

61 S digital ground for memory periphery

62 and 63 S digital ground for test

64 S digital supply voltage for periphery
65 S digital ground for periphery
66 S digital ground for digital core
67 S digital supply voltage for digital core

2

C-bus; CMOS levels; +5 V tolerant)

2

C-bus; +5 V tolerant)

76 S analog supply voltage for subchannel ADCs
77 S analog ground for subchannel ADCs
78 S analog supply voltage for subchannel front-end buffers and clamps

80 I/O input/output analog bottom reference voltage for subchannel ADCs

82 I/O input/output analog top reference voltage for subchannel ADCs

84 I/O analog bias reference voltage for subchannel ADCs
85 S digital ground for subchannel ADCs
86 S digital supply voltage for subchannel ADCs

i<VSHSYNC

)

89 S analog supply voltage for subchannel PLL
90 S analog ground for subchannel PLL
91 S analog ground for display channel PLL
92 S analog supply voltage for display channel PLL

i<VDHSYNC

)
95 S digital supply voltage for main channel ADCs
96 S digital ground for main channel ADCs
97 I/O analog bias reference voltage for main channel ADCs

99 I/O analog top reference voltage for main channel ADCs

DD

)

1999 Nov 12 5

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

handbook, full pagewidth

ref(T)(MA)

bias(MA)VSSD(MA)VDDD(MA)

V

MY

V

99989796959493929190898887868584838281

DHSYNCT7V

V

ref(B)(MA)

V

DDA(MF)

V

SSA(MA)

V

DDA(MA)

V

DDA(DA)

V

SSA(DA)

V

bias(DA)

V

ref(T)(DA)

V

ref(B)(DA)

V

DDD(DA)

V

SSD(DA)

V

SSD(P1)

V

DDD(P1)

V

SSD(T1)

V

SSD(T2)

V

DDD(RP)

V

SSD(T3)

MU

DY

DV

DU

n.c.
n.c.
n.c.
n.c.
n.c.
n.c.
n.c.
n.c.
n.c.

MV
100

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16
17
18
19

20
21
22
23
24
25
26
27
28
29
30

DDA(DP)VSSA(DP)VSSA(SP)VDDA(SP)

T6

SAB9083

DDD(SA)VSSD(SA)Vbias(SA)

SHSYNC

V

SY

ref(T)(SA)

V

SV

80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51

V

ref(B)(SA)
SU
V

DDA(SF)
V

SSA(SA)
V

DDA(SA)
POR

SDA
SCL
SVSYNC
DCLK
DVSYNC
PKOFF
FBL

V

DDD(D)
V

SSD(D)
V

SSD(P2)
V

DDD(P2)
V

SSD(T9)
V

SSD(T8)
V

SSD(RP)
n.c.

n.c.
n.c.
n.c.
n.c.
n.c.
n.c.
n.c.
n.c.
V

SSD(T7)

SAB9083

31323334353637383940414243444546474849

T5T4T3T2T1

n.c.

T0

TC

DDD(RL)

V

Fig.2 Pin configuration.

1999 Nov 12 6

SSD(RL)

SSD(RM)

V

V

TCLK

DDD(RM)

V

TM

TCBD

TCBC

TCBR

50

MGL585

SSD(T4)VSSD(T5)VSSD(T6)

V

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

FUNCTIONAL DESCRIPTION
Acquisition

The internal pixel rate is 28 MHz for the Y, U and V
channels. It is expected that the bandwidth of the input
signals will be limited to 4.5 MHz for the Y input and

1.125 MHz for the U and V inputs. Inset synchronisation is
achieved via the acquisition HSYNC and VSYNC pins of
the main channel. The display is driven by the main
channel clock.

PIP modes

handbook, full pagewidth

SAB9083

The starting-point of the acquisition can be controlled with
the acquisition fine positioning added to a system
constant. With a nominal input f
signals, 1408 samples (active video) are acquired and
processed by the SAB9083. Here, the nominal input
f

results in a nominal system clock frequency of

HSYNC

1792 × f

(approximately 28 MHz).

HSYNC

and standard NTSC

HSYNC

SUB

MAIN SUB

MAIN

SUB

REPLAY

MAIN

Fig.3 PIP modes.

MGM810

1999 Nov 12 7

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

handbook, full pagewidth

S0

S1

S2

S0

S2

S4

S1

S3

S5

MAIN

S0

S1

S2

MAIN

S0

S1

S2

MAIN

MAIN

S0

S2

S4

SAB9083

S1

S3

S5

S0

S1

S2

S0

S2

S4

S1

S3

S5

S0

S2

S4

S0

S2

S4

MAIN

S1

S3

S5

S1

S3

S5

Fig.4 Multistandard PIP modes.

I2C-bus description

The I2C-bus provides bidirectional 2-line communication
between different ICs. The SDA line is the serial data line
and the SCL the serial clock line. Both lines must be
connected to a positive supply via a pull-up resistor when
connected to the output stages of a device.

Data transfer may be initiated only when the bus is not
busy. The SAB9083 has the I2C-bus address 2CH. Valid
subaddresses are 00H to 18H, register 15H (except bits 7
and 6) and registers 16H to 18H are reserved for future
extensions.

S0

S1

S2

S3

S4

S5

MGL587

2

I

C-bus control is according to the I2C-bus protocol: first, a
START sequence must be put on the I2C-bus Then, the
I2C-bus address of the circuit must be sent, followed by a
subaddress. After this sequence, the data of the
subaddresses must be sent. An auto-increment function
gives the option of sending data of the incremented
subaddresses until a STOP sequence is sent. Table 1
gives an overview of the I2C-bus addresses. The data bits
that are not used should be set to zero.

1999 Nov 12 8

1999 Nov 12 9

Table 1 Overview of I2C-bus addresses
For a description of the various data bits, see the following pages.

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

controller

SUB

ADDRESS

00H MPIPON SPIPON S1FLD SFreeze DNonint PipMode2 PipMode1 PipMode0
01H SHBlow1 SHBlow0 SHRed5 SHRed4 SHRed3 SHRed2 SHRed1 SHRed0
02H SVBlow SVRed6 SVRed5 SVRed4 SVRed3 SVRed2 SVRed1 SVRed0
03H BGVfp3 BGVfp2 BGVfp1 BGVfp0 BGHfp3 BGHfp2 BGHfp1 BGHfp0
04H SDHfp7 SDHfp6 SDHfp5 SDHfp4 SDHfp3 SDHfp2 SDHfp1 SDHfp0
05H SDVfp7 SDVfp6 SDVfp5 SDVfp4 SDVfp3 SDVfp2 SDVfp1 SDVfp0
06H SHPic7 SHPic6 SHPic5 SHPic4 SHPic3 SHPic2 SHPic1 SHPic0
07H SVPic7 SVPic6 SVPic5 SVPic4 SVPic3 SVPic2 SVPic1 SVPic0
08H MAHfp3 MAHfp2 MAHfp1 MAHfp0 SAHfp3 SAHfp2 SAHfp1 SAHfp0
09H SAVfp7 SAVfp6 SAVfp5 SAVfp4 SAVfp3 SAVfp2 SAVfp1 SAVfp0
0AH DUVPol DVSPol DFPol DHsync SUVPol SVSPol SFPol SHsync
0BH MainFidPos7 MainFidPos6 MainFidPos5 MainFidPos4 MainFidPos3 MainFidPos2 MainFidPos1 MainFidPos0
0CH SubFidPos7 SubFidPos6 SubFidPos5 SubFidPos4 SubFidPos3 SubFidPos2 SubFidPos1 SubFidPos0
0DH BGOn BOn MFidPOn SFidPOn Prio AlgOff SFBlkPkOff1 SFBlkPkOff0
0EH BSel1 BSel0 SBBrt1 SBBrt0 − SBCol2 SBCol1 SBCol0
0FH DPal SPal SLSel5 SLSel4 SLSel3 SLSel2 SLSel1 SLSel0
10H I2CHold SV1 SDSel5 SDSel4 SDSel3 SDSel2 SDSel1 SDSel0
11H MDHfp7 MDHfp6 MDHfp5 MDHfp4 MDHfp3 MDHfp2 MDHfp1 MDHfp0
12H MDVfp7 MDVfp6 MDVfp5 MDVfp4 MDVfp3 MDVfp2 MDVfp1 MDVfp0
13H MHBlow SV2 MHRed5 MHRed4 MHRed3 MHRed2 MHRed1 MHRed0
14H − VBwidth2 VBWidth1 VBWidth0 SV3 HBWidth2 HBWidth1 HBWidth0
15H DNTSC SNTSC all bits are reserved
16H to 18H all bits are reserved

BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0

DATA BYTES

SAB9083

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

MPIPON (DOUBLE WINDOW)
Bit MPIPON is used to switch the main channel PIP on

(logic 1) or off (logic 0).

SPIPON
Bit SPIPON is used to switch the subchannel PIPs on

(logic 1) or off (logic 0).

PRIO
Theprioritybitdecideswhetherthe main channel PIP (Prio

set to logic 0) or the subchannel PIP (Prio set to logic 1)
will be on top when both PIPs overlap.

S1FLD
If S1FLD is set to logic 0, two fields are used for the live

PIP.Whena50/60 Hz or a 60/50 Hz mode is detected, the
SAB9083 automatically switches to the 1-Field mode
(1-Field resolution vertically).

If S1FLD is set to logic 1, only one field is used. This
causes joint line errors but saves memory. This bit should
not be set in normal modes.

SFREEZE
With SFreeze set to logic 1, the current live subchannel

PIP will be frozen. If set to logic 0, it is unfrozen.

ALGOFF
In double window mode, precautions are taken to prevent

a joint line error. Under some conditions, this feature
should be switched off. This can be realized by setting this
bit to logic 1. Normally, bit AlgOff should be set to logic 0.
Bit SV3, when set to logic 0, can overrule the AlgOff bit.
It is recommended to set SV3 to logic 1.

DNONINT
Innormalmode(thisbit is logic 0), theSAB9083calculates

whether a signal is non-interlaced and reacts accordingly.
With bit DNonint set to logic 1, the display channel is
forced into the non-interlaced mode. In the non-interlaced
mode, only one field is used during the processing of the
PIPs.

PIPMODE
The PIP modes for the SAB9083 are shown in Table 2.

SAB9083

Table 2 PIP modes

PipMode<2:0> MODE

000 double window mode
001 replay PIP
010 multistandard PIP 3
011 multistandard PIP 6
100 reserved
111 multistandard PIP 6 split

SHRED AND SVRED (DOUBLE WINDOW)
Bits SHRed<5:0> and SVRed<6:0> determine the

reduction factor in the double window mode.
Thehorizontal reduction is equal to SHRed/96; the vertical

reduction is equal to SVRed/96. SHRed should lie in the
range from 0 to 48; if set to logic 0, the PIP is off. SVRed
shouldlieintherangefrom0 to 96;ifsettologic 0, the PIP
is off.

When the horizontal reduction factor is 48/96,
704 samples are processed. The horizontal reduction
factor is linear; therefore, when it is 24/96, 352 samples
are processed. The same holds for the vertical reduction
factor but then with the number of lines. For NTSC, the
number of processed lines can be calculated from
SVRed/96 × 228 lines; for PAL, this is SVRed/96 × 276
lines.

SHRED AND SVRED (REPLAY)
In replay mode, the range of SHRed and SVRed is limited

as follows: SHRed = 12; SVRed = 24, 16 or 12. This leads
toafixedhorizontalreductionfactorof1⁄8;andtoavariable
vertical reduction factor of1⁄4,1⁄6 or1⁄8.

Note that the resulting replay PIP can be expanded by
using SHBlow and/or SVBlow.

SHPIC AND SVPIC (MULTISTANDARD PIP MODES)
Bytes SHPic and SVPic control the picture size in the

multistandard PIP modes. The horizontal range
is 256 steps of four 28 MHz clock periods. The vertical
range is 256 steps of 1 line/field.

In the double window and replay PIP modes, the picture
size is determined by the reduction factors (SHRed and
SVRed) and bits HBlow and VBlow.

1999 Nov 12 10

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

BGHFP AND BGVFP
These bits control the horizontal and vertical positioning of

the PIP configuration on the screen. The horizontal range
is adjustable in 16 steps of four 28 MHz clock periods.
The vertical range is 16 steps of 1 line/field. The
background colour can be adjusted with bits BSel, SBBrt
and SBCol.

SDHFP AND SDVFP
These bytes control the horizontal and vertical positioning

of the subchannel PIPs on the screen. The horizontal
range is 256 steps of eight 28 MHz clock periods. The
vertical range is 256 steps of 1 line/field.

MAHFP, SAHFP AND SAVFP
Bits MAHfp<3:0>, bits SAHfp<3:0> and byte SAVfp

control the horizontal and vertical inset starting-points of
theacquireddata.Thehorizontalrange is 16 steps of eight
28 MHz clock periods when SV2 is set to logic 1. When
SV2settologic 0, the horizontal range is restrictedtoeight
steps. The vertical range is 256 steps of 1 line/field.

DUVPOL, DVSPOL,DFPOL AND DHSYNC
These bits control the PLL/deflection settings. With

DUVPol, the polarity of the border UV signals can be
inverted when the deflection circuit after the SAB9083
expects inverted signals.

With DVSPol set to logic 0, the SAB9083 triggers on
positive edges of the DVSYNC. If DVSPol is set to logic 1,
it triggers on negative edges. Bit DFPol can invert the
field ID of the incoming fields. Bit DHsync determines the
timing of the DHSYNC pulse. If it is set to logic 0, a
burstkey is expected and if it is set to logic 1, a horizontal
sync is expected at pin DHSYNC.

SUVPOL, SVSPOL, SFPOL AND SHSYNC
ThesebitscontrolthePLL/decodersettings.WithSUVPol,

the polarity of the video UV signals can be inverted when
the decoder circuit before the SAB9083 emits inverted
signals. With SVSPol set to logic 0, the SAB9083 triggers
on positive edges of the SVSYNC. If it is set to logic 1, it
triggers on the negative edges. Bit SFPol can invert the
field ID of the incoming fields. Bit SHsync determines the
timing of the SHSYNC pulse. If it is set to logic 0, a
burstkey is expected and if it is set to logic 1, a horizontal
sync is expected at pin SHSYNC.

MFIDPON AND SFIDPON
Bits MFidPOn (main field identification position on) and

SFidPOn (subfield identification position on) enable the

SAB9083

field identification position fine tuning. The default value is
off(logic 0), no fine positioning. When on (logic 1), the field
identification position is determined by the value of
MainFidPos and SubFidPos.

BGON
Bit BGOn determines whether the background is visible.

The background has a size of 720 pixels and 240 lines for
NTSC and 720 pixels and 288 lines for PAL. The
background colour can be adjusted with bits BSel, SBBrt
and SBCol.

BON, SBBRT , SBCOL AND BSEL
Bit BOn can switch the sub-borders on (logic 1) or off

(logic 0). Bits SBBrt<1:0> and SBCol<2:0> set the
brightness and colour type of the selected border.
The brightness is set in four levels: 30%, 50%, 70% and
100%IRE.Thecolourtypeis one of black (grey), blue, red,
magenta, green, cyan, yellow or white (grey). For black
and white, a finer scale is available.

Bits BSel<1:0> select which colour is set, background or
border, see Table 3.

Table 3 BSel modes

BSel<1:0>

00 main
01 sub
10 background
11 sub-border select

MDHFP AND MDVFP
These bytes control the horizontal and vertical positioning

of the main PIP on the screen. The horizontal range is
256 steps of eight 28 MHz clock periods. The vertical
range is 256 steps of 1 line/field.

MHRED
Bits MHRed<5:0>, in a range from 0 to 48, determine the

horizontal reduction factor MHRed/96. If they are set to
logic 0, the PIP is off. If they are set to the maximum value
of 48, the horizontal reduction factor is 0.5.

SHBLOW AND SVBLOW (REPLAY MODE)
Bits SHBlow<1:0> and bit SVBlow are used in the replay

mode. These bits can expand a pixel on the display side
by a factor two (01) or four (11) in the horizontal direction
(SHBlow) and a factor of two (1) in the vertical direction
(SVBlow). Zero values indicate no expansion.

BORDER COLOUR SET

1999 Nov 12 11

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

MHBLOW
Bit MHBlow can expand the main picture by a factor of two

in the horizontal direction.

SLSEL (REPLAY MODE)
In the replay PIP mode, bits SLSel<5:0> determine at

which memory location the PIP data is written, the range
depends on the memory usage for each PIP.
The maximum number of PIPs that can be stored in NTSC
mode is 42.

SLSEL (MULTISTANDARD PIP MODES)
Bits SLSel<5:0> select which of the PIPs in a

multistandardPIPmodeislive. In MP3 modes,SLSelmust
be in the range from 0 to 2. In all MP6 modes, SLSel must
be in the range from 0 to 5.

SDSEL (REPLAY MODE)
Bits SDSel<5:0> select which PIP is read from memory.

Valid numbers are dependent on the maximum value of
SLSel.

DPAL AND SPAL
In normal operation (DPal and SPal are logic 0), the

SAB9083 calculates from the number of incoming lines
whether the signal is NTSC (< 288 lines) or PAL
(≥ 288 lines). If DPal is set to logic 1, the main window is
sized to 276 lines. If DPal is set to logic 1 and the
subchannel is still NTSC, the subchannel picture will be
smaller than the main channel picture (difference of
approximately 40 lines). If SPal is set to logic 1, the
subchannel is forced to PAL mode and 276 lines are
acquired instead of 228 in NTSC mode.

DNTSC AND SNTSC
In normal operation (DNTSC and SNTSC are logic 0), the

SAB9083 calculates from the number of incoming lines
whether the signal is NTSC (< 288 lines) or PAL
(≥ 288 lines). If DNTSC is set to logic 1, the main window
is sized to 228 lines. If DNTSC is set to logic 1 and the
subchannel is still PAL, the subchannel picture will be
larger than the main channel picture (difference of
approximately 40 lines). If SNTSC is set to logic 1, the
channel is forced to NTSC mode and 228 lines are
acquired instead of 276 in PAL mode.

SFBLKPKOFF
Bits SFBlkPkOff<1:0> shift signals FBL and PKOFF with

respect to the YUV output, by half pixels, see Table 4.

SAB9083

Table 4 Shifts of FBLK and PKOff

SFBlkPkOff<1:0> SHIFT OF FBL AND PKOFF

00 no shift
01 +0.5 pixel
10 −0.5 pixel
11 −1 pixel

I2CHOLD
Bit I2CHold controls the updating of the I2C-bus controlled

function towards the PIP. If set to logic 1, some updates
are on hold until the bit is set to logic 0. At the next main
Vsync, all settings are passed to the PIP functions.

The bits and bytes that are on hold when bit I2CHold is set
to logic 1 are:

• MPIPON, SPIPON, DNonint and PipMode

• SHBlow and SVBlow

• SHRed and SVRed

• BGHfp and BGVfp

• SDHfp and SDVfp

• SHPic and SVPic

• BGOn, BOn and Prio

• BSel, SBBrt and SBCol

• SDSel

• MDHfp and MDVfp

• HBWidth and VBWidth.

SV1
Bit SV1 controls the internal horizontal offset of the

background. When set to logic 0, the offset is 0.86 µs;
when set to logic 1, the offset is 4.56 µs.

SV2
Bit SV2, when set to logic 0, limits the range of the MAHfp

and SAHfp parameters. Otherwise (bit SV2 set to logic 1),
the parameters have their maximum range (which is
recommended).

SV3
Bit SV3, when set to logic 0, can overrule bit AlgOff when

the main channel is NTSC and the subchannel is PAL.
In this particular case, bit AlgOff is always set to logic 0
internally. Otherwise (bit SV3 set to logic 1), bit AlgOff is
never overruled. It is recommended to set SV3 to logic 1.

1999 Nov 12 12

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

HBWIDTH AND VBWIDTH
Bits HBWidth<2:0> and VBWidth<2:0>control the

horizontal and vertical border sizes in steps of two pixels
and one line. The default horizontal border size is four
pixels and the vertical border size is two lines per field.
Default means after power-up and no I2C-bus data sent to
the PIP controller.

In MP6 mode, the minimum value of HBWidth is two.

NOTES

1. When the input signals for themainand/orsubchannel
are non-interlaced, joint line errors can occur. When
non-interlaced signals are input, the SAB9083
switches automatically to the non-interlaced mode.

2. When the prevent joint line error algorithm is switched
off (AlgOff is set to logic 1), joint line errors can still
occur in the 2-Field mode.

3. When a PAL signal is applied to the main channel and
an NTSC signal is applied to the subchannel, the
subchannel will automatically enter the 1-Field mode.
Now, a joint line error can occur. In the PAL/NTSC
mode, the subpicture will be smaller than the main
picture (difference of approximately 40 lines).

4. When an NTSC signal is applied to the main channel
and a PAL signal is applied to the subchannel, the
subchannel will automatically enter the 1-Field mode.
Now, a joint line error can occur. In the NTSC/PAL
mode, the subpicture will be larger than the main
picture (difference of approximately 40 lines):

5. The multistandard PIPmodesarenotmeantformixing
PAL and NTSC PIPs.

6. In all MP6 modes, the live PIP is displayed in the
1-Field mode when the input signal is PAL. This
means that joint line errors can occur in the live PIP
when the input signal is PAL.

7. Mixed NTSC/PAL multistandard PIP modes are
available by setting bit SNTSC to logic 1 when the
mainpictureisNTSCandthesubpictureisPAL.Inthis
way, the subchannel is forced to operate in NTSC
mode and the lower parts of the original PAL
subchannel PIPs (approximately 40 lines) will not be
displayed. The picture can be centred by changing the
value of the SAVfp bits.

SAB9083

8. Mixed PAL/NTSC multistandard PIP modes are
available by setting bit DNTSC to logic 1 when the
mainpictureisPALandthesubpictureisNTSC.Inthis
way, the display channel is forced to operate in NTSC
mode and the lower parts of the original PAL main
picture (approximately 40 lines) will not be displayed.
Because the screen will not be filled completely in the
vertical direction, the use of a black background is
suggested here. The picture can be centred by
changing the value of the SAVfp bits.

Acquisition channel ADCs and clamping

Theanaloginputsignalsareconvertedtodigitalsignalsby
three ADCs per channel. The resolution of the ADCs is
8 bits (DNL is 7 bits and INL is 6 bits) and the sampling is
performedatthesystemclockfrequencyof28 MHz for the
Y input. A bias voltage (V
components on internal references.

The inputs should be AC coupled and an internal clamp
circuit (using external clamp capacitors) will clamp the
input to a level derived internally from V
luminancechannelsand,forthechrominancechannels,to
(V

ref(T)(MA/SA)+Vref(B)(MA/SA)

starts at the active edge of the burst key. Internal video
buffers amplify the standard Y, U and V input signals to
the correct ADC levels.

PLL

The PLL generates an internal system clock of
1792 × f
28 MHz.

DACs and video buffers

The 28 MHz digital video signals are fed to the 8-bit DACs
that produce the required analog video signals. The video
buffers amplify these signals prior to being fed to the
output to drive another device.

HSYNC

, from f

HSYNC

) is used to decouple the AC

bias

ref(B)(MA/SA)

)/2 + LSB/2. The clamping

, which is approximately

for the

1999 Nov 12 13

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

SAB9083

controller

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL PARAMETER MIN. MAX. UNIT

V

DD

T

stg

T

amb

V

esd

R

th(j-a)

P

max

QUALITY SPECIFICATION

In accordance with

ESD LEVELS

The standard ESD specification is JEDEC Class II (2 kV Human Body Model, 200 V Machine Model) unless indicated
otherwise.

supply voltage range −0.5 5.0 V
storage temperature −25 +150 °C
ambient temperature 0 70 °C
electrostatic discharge handling − 2kV
thermal resistance − 45 K/W
maximum power dissipation − 1.0 W

“SNW-FQ-611, Part E”

, dated 14 December 1992.

Table 5 ESD performance

PIN SYMBOL HUMAN BODY MODEL (V) MACHINE MODEL (V)

68 FBL 1000
69 PKOFF 1000
70 DVSYNC 1000
72 SVSYNC 1000
73 SCL 1000
74 SDA 1000

rest in range 1 to 17

rest in range 64 to 100

standard specification

all other pins standard specification

1999 Nov 12 14

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

SAB9083

controller

ANALOG CHARACTERISTICS

V

= 3.3 V; V

DDA

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Supplies

V

DDA

V

SSA

∆V

DDA(max)

∆V

SSA(max)

I

DDD(q)

I

DDA(DP)

I

DDA(SP)

I

DDA(MA)

I

DDA(SA)

I

DDA(DA)

I

DDA(MF)

I

DDA(SF)

I

DDA(tot)

I

DDD(tot)

Analog-to-digital converter and clamping

V

ref(T)

V

ref(B)

V

iY(p-p)

V

i(V)(p-p)

V

i(U)(p-p)

I

i

C

i

f

sample

RES resolution 8 8 8 bit
DNL differential non-linearity −1.4 − +1.4 LSB
INL integral non-linearity −2.0 − +2.0 LSB

α

cs

V

clamp(Y)

V

clamp(U,V)

DDD

= 3.3 V; T

=25°C; unless otherwise specified.

amb

positive supply voltage 3.0 3.3 3.6 V
ground voltage − 0 − V
maximum DC difference

− 0 100 mV

between supply voltages
maximum DC difference

− 0 100 mV

between ground voltages
quiescent current of digital

note 1 − 050µA

supply voltages
display PLL supply current − 0.4 − mA
sub PLL supply current − 0.4 − mA
main ADCs supply current note 2 60 70 90 mA
sub ADCs supply current note 2 60 70 90 mA
DACs supply current 8 10 12 mA
main buffers supply current 4 6 9 mA
sub buffers supply current 4 6 9 mA
total analog supply current note 2 140 165 210 mA
total digital supply current − 50 − mA

top reference voltage note 3 2.70 2.82 2.95 V
bottom reference voltage note 3 0.95 1.07 1.20 V
Y input signal amplitude

note 4 − 1.00 1.04 V

(peak-to-peak value)
V input signal amplitude

note 4 − 1.05 1.10 V

(peak-to-peak value)
U input signal amplitude

note 4 − 1.33 1.38 V

(peak-to-peak value)
input current clamping off − 0.1 −µA

clamping on − 55 −µA
input capacitance − 5 − pF
sample frequency note 5 − 1792 × f

HSYNC

− kHz

channel separation − 48 − dB
Y clamping voltage level note 6 1.25 1.34 1.45 V
U/V clamping voltage level note 7 1.80 1.93 2.15 V

1999 Nov 12 15

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

SAB9083

controller

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Digital-to-analog converter and output stage

V

ref(T)

V

ref(B)

R

L

C

L

f

sample

RES resolution 8 8 8 bit
DNL differential non-linearity −1.0 − +1.0 LSB
INL integral non-linearity −1.0 − +1.0 LSB

α

cs

Display PLL and clock generation

f

i(PLL)

Sub PLL and clock generation

f

i(subPLL)

top reference voltage 1.10 1.20 1.30 V
bottom reference voltage 0.15 0.23 0.30 V
load resistance 1 − 1000 kΩ
load capacitance 0 − 5pF
sample frequency note 8 − 1792 × f

HSYNC

− kHz

channel separation − 48 − dB

input frequency

NTSC 14 15.75 17 kHz
PAL 14 15.625 17 kHz

input frequency

NTSC 14 15.75 17 kHz
PAL 14 15.625 17 kHz

Notes

1. Digital clocks are silent, input pins POR and TM are connected to V

DDA

.

2. This value is measured with an external bias resistor of 39 kΩ resulting in a bias current of 55 µA.

3. Voltages V
V

ref(T)

4. The input signals are amplified to meet an internal peak-to-peak voltage level of 0.8 × (V

V

ref(T)

DDA

and V

2.82

------------------------­V

DDA(nom)

are made by a resistor division of V

ref(B)

V×= V

and .

ref(B)

V

DDA

1.07

------------------------­V

DDA(nom)

. They can be calculated with the formulas:

DDA

V×=

− V

ref(T)

ref(B)

the internal ADC input range.

5. The internal system clock frequency is 1792 × f

6. The Y clamp level is not equal to the V

7. The UV channels are clamped to: .

V

------------------------------------------------------------

of the ADCs.

ref(B)

++

ref B()Vref T()VLSB

2

8. The internal system clock frequency is 1792 × f

of the input channel.

HSYNC

of the main channel.

HSYNC

), which equals

1999 Nov 12 16

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

SAB9083

controller

DIGITAL CHARACTERISTICS

V

= 3.3 V; V

DDA

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

DC characteristics

V

IH

V

IL

V

hys

V

OH

V

OL

|I

| input leakage current VI=0V −− 1 µA

LI

| 3-state output leakage

|I

OZ

I

lu(I/O)

R

pu

AC characteristics

f

clk(sys)

t

r

t

f

= 3.0 to 3.6 V; T

DDD

= 0 to 70 °C; unless otherwise specified.

amb

HIGH-level input voltage

default 0.8V
pin 74 0.8V
5 V tolerant pins 68, 69,

0.8V

− V

DDD

− 5.5

DDD

− 5.5

DDD

DDD

(1)
(1)

+ 0.5 V

V

70, 72, 73

LOW-level input voltage default −0.5 − 0.2V

DDD

V
hysteresis voltage 0.8 −−V
HIGH-level output voltage IOH= −X mA; V

note 2

LOW-level output voltage IOL= X mA; V

DDD

DDD

= 3.0 V;

= 3.0 V;

0.85V

D

−−V

DD

−− 0.4 V

note 2
I

= 2 mA; V

OL

V

I=VDDD

VO= 0 V or VO=V

= 3.0 V −− 0.4 V

DDD

−− 1 µA

DDD

−− 1 µA

current
I/O latch-up current V < 0 V; V > V

DDD

200 −−mA

internal pull-up resistor 16 33 78 kΩ

system clock frequency note 3 − 1792 × f

HSYNC

− kHz
rise time − 625ns
fall time − 625ns

Notes

1. The absolute maximum input voltage is 6.0 V.

2. X is the source/sink current under worst case conditions. X is reflected in the name of the I/O cell according to the
drive capability. The minimum value of X is 1 mA.

3. The internal system clock frequency is 1792 × f

of the main channel and subchannel.

HSYNC

1999 Nov 12 17

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

SAB9083

controller

TEST AND APPLICATION INFORMATION

Figure 5 gives the application diagram in a standard configuration. Input signals main channel CVBS and subchannel
CVBS from different video sources are processed by the SAB9083 and inserted by the YUV to RGB switch.

handbook, full pagewidth

subchannel CVBS

main channel CVBS

SUB

DECODER

TDA8310

MAIN

DECODER

TDA8310

HS/VS

YUV

HS/VS

YUV

SAB9083

PIP

CONTROLLER

FBL

YUV

YUV

to

RGB

SWITCH

TDA4780

HS/VS

YUV

RGB

HS/VS

YUV/RGB

PROCESSING

AND

DEFLECTION

CIRCUIT

RGB

Fig.5 Application diagram.

MGL586

1999 Nov 12 18

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

PACKAGE OUTLINE

QFP100: plastic quad flat package; 100 leads (lead length 1.95 mm); body 14 x 20 x 2.8 mm

c

y

X

80 51

81

50

Z

A

E

SAB9083

SOT317-2

pin 1 index

100

1

w M

b

e

DIMENSIONS (mm are the original dimensions)

A

UNIT A1A2A3b

max.

0.25

mm

3.20

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.05

2.90

2.65

0.25

p

D

H

D

cE

0.25

0.14

D

20.1

19.9

p

0.40

0.25

0 5 10 mm

(1)

(1) (1)(1)

14.1

13.9

30

Z

D

scale

eH

H

24.2

0.65

23.6

31

D

e

w M

b

p

B

E

18.2

17.6

E

v M

A

v M

B

LL

p

1.0

0.6

A

H

E

2

A

A

1

detail X

Zywv θ

Z

E

D

0.8

0.15 0.10.21.95

0.4

1.0

0.6

(A )

3

θ

L

p

L

o

7

o

0

OUTLINE

VERSION

SOT317-2

IEC JEDEC EIAJ

REFERENCES

1999 Nov 12 19

EUROPEAN

PROJECTION

ISSUE DATE

95-02-04
97-08-01

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

SOLDERING
Introduction to soldering surface mount packages

Thistextgivesaverybriefinsightto a complex technology.
A more in-depth account of soldering ICs can be found in
our

“Data Handbook IC26; Integrated Circuit Packages”

(document order number 9398 652 90011).
There is no soldering method that is ideal for all surface

mount IC packages. Wave soldering is not always suitable
for surface mount ICs, or for printed-circuit boards with
high population densities. In these situations reflow
soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
totheprinted-circuitboardbyscreenprinting,stencillingor
pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example,
infrared/convection heating in a conveyor type oven.
Throughput times (preheating, soldering and cooling) vary
between 100 and 200 seconds depending on heating
method.

Typical reflow peak temperatures range from
215 to 250 °C. The top-surface temperature of the
packages should preferable be kept below 230 °C.

SAB9083

• Use a double-wave soldering method comprising a
turbulent wave with high upward pressure followed by a
smooth laminar wave.

• For packages with leads on two sides and a pitch (e):
– larger than or equal to 1.27 mm, the footprint

longitudinal axis is preferred to be parallel to the
transport direction of the printed-circuit board;

– smaller than 1.27 mm, the footprint longitudinal axis

must be parallel to the transport direction of the
printed-circuit board.

The footprint must incorporate solder thieves at the
downstream end.

• Forpackageswithleadsonfour sides, the footprint must
be placed at a 45° angle to the transport direction of the
printed-circuit board. The footprint must incorporate
solder thieves downstream and at the side corners.

During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.

Manual soldering

Wave soldering

Conventional single wave soldering is not recommended
forsurfacemountdevices(SMDs)orprinted-circuit boards
with a high component density, as solder bridging and
non-wetting can present major problems.

To overcome these problems the double-wave soldering
method was specifically developed.

If wave soldering is used the following conditions must be
observed for optimal results:

Fix the component by first soldering two
diagonally-opposite end leads. Use a low voltage (24 V or
less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to
300 °C.

When using a dedicated tool, all other leads can be
soldered in one operation within 2 to 5 seconds between
270 and 320 °C.

1999 Nov 12 20

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

SAB9083

controller

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE

BGA, SQFP not suitable suitable
HLQFP, HSQFP, HSOP, HTSSOP, SMS not suitable

(3)

PLCC
LQFP, QFP, TQFP not recommended
SSOP, TSSOP, VSO not recommended

Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum

2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink

3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction.

4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm;

5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is

, SO, SOJ suitable suitable

temperature (with respect to time) and body size of the package, there is a risk that internal or external package
cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the
Drypack information in the

(at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).

The package footprint must incorporate solder thieves downstream and at the side corners.

it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.

definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

“Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”

WAVE REFLOW

(2)

(3)(4)
(5)

SOLDERING METHOD

(1)

suitable

suitable
suitable

.

1999 Nov 12 21

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)

SAB9083

controller

DEFINITIONS

Data sheet status

Objective specification This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification This data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.

PURCHASE OF PHILIPS I

Purchase of Philips I
components in the I2C system provided the system conforms to the I2C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.

2

C COMPONENTS

2

C components conveys a license under the Philips’ I2C patent to use the

1999 Nov 12 22

Philips Semiconductors Preliminary specification

Multistandard Picture-In-Picture (PIP)
controller

NOTES

SAB9083

1999 Nov 12 23

Philips Semiconductors – a w orldwide compan y

Argentina: see South America
Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140,

Tel. [phone], Fax. [phone]
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. [phone], Fax. [phone]
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. [phone], Fax. [phone]

Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA,
Tel. [phone], Fax. [phone]

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. [phone], Fax. [phone]

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. [phone], Fax. [phone]

Colombia: see South America
Czech Republic: see Austria
Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,

Tel. [phone], Fax. [phone]
Finland: Sinikalliontie 3, FIN-02630 ESPOO,

Tel. [phone], Fax. [phone]
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,

Tel. [phone], Fax. [phone]
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. [phone], Fax. [phone]

Hungary: see Austria
India: Philips INDIA Ltd, Band Box Building, 2nd floor,

254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. [phone], Fax. [phone]

Indonesia: PT Philips DevelopmentCorporation, SemiconductorsDivision,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. [phone] ext. 2501, Fax. [phone]

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. [phone], Fax. [phone]

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. [phone], Fax. [phone]

Italy: PHILIPS SEMICONDUCTORS,Via Casati, 23 - 20052 MONZA (MI),
Tel. [phone], Fax [phone]

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. [phone], Fax. [phone]

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. [phone], Fax. [phone]

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. [phone], Fax. [phone]

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. [phone], Fax [phone]

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. [phone], Fax. [phone]
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. [phone], Fax. [phone]
Norway: Box 1, Manglerud 0612, OSLO,

Tel. [phone], Fax. [phone]

Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc.,

106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. [phone], Fax. [phone]

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. [phone], Fax. [phone]

Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. [phone], Fax. [phone]
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. [phone], Fax. [phone]

Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. [phone], Fax. [phone]

South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. [phone], Fax. [phone]

Spain: Balmes 22, 08007 BARCELONA,
Tel. [phone], Fax. [phone]

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. [phone], Fax. [phone]

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. [phone] Fax. [phone]

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. [phone], Fax. [phone]

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. [phone], Fax. [phone]

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,
ISTANBUL, Tel. [phone], Fax. [phone]

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. [phone], Fax. [phone]

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. [phone], Fax. [phone]

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. [phone], Fax. [phone]

Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. [phone], Fax.[phone]

For all other countries apply to: Philips Semiconductors,
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. [phone]

© Philips Electronics N.V. SCA
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract,isbelievedto be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.

1999

Internet: http://www.semiconductors.philips.com

68

Printed in The Netherlands 545004/25/02/pp24 Date of release: 1999 Nov 12 Document order number: 9397 750 06156