Product specification
File under Integrated Circuits, IC22
1999 Apr 02
Page 2
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
CONTENTS
1FEATURES
2APPLICATIONS
3GENERAL DESCRIPTION
4ORDERING INFORMATION
5QUICK REFERENCE DATA
6BLOCK DIAGRAM
7PINNING
8FUNCTIONAL DESCRIPTION
8.1Video synchronization
8.2CIF formatter
8.3Compression engine
8.4Transfer buffer
8.5SNERT interface
8.6Sensor pulse generator
8.7Pulse diagrams
8.8USB video FIFO
8.9PSIE-MMU, I2C-bus interface and USB RAM
space
8.10ATX and external ATX interface
8.11Audio
8.12Power management
9CONTROL REGISTER DESCRIPTION
9.1SNERT (UART)
9.2I2C-bus interface
9.2.1Commands
9.2.2End-points
9.2.3Control top registers
9.2.4Video FIFO registers
9.2.5ADIF top registers
10LIMITING VALUES
11THERMAL CHARACTERISTICS
12CHARACTERISTICS
13TIMING
14APPLICATION INFORMATION
15PACKAGE OUTLINE
16SOLDERING
16.1Introduction to soldering surface mount
packages
16.2Reflow soldering
16.3Wave soldering
16.4Manual soldering
16.5Suitability of surface mount IC packages for
wave and reflow soldering methods
17DEFINITIONS
18LIFE SUPPORT APPLICATIONS
19PURCHASE OF PHILIPS I2C COMPONENTS
1999 Apr 022
Page 3
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
1FEATURES
• Medium resolution CCD sensors (PAL non-interlaced
mode) or VGA CCD sensors (progressive mode)
• D1 digital video input (8 bits YUV 4 : 2 : 2,
time multiplexed)
• Internal Pulse Pattern Generator (PPG) dedicated for
medium resolution Sharp or compatible sensors and
VGA sensors and for frame rate selection
• Video formatter (programmable CIF formatter and
compression engine) controlled via SNERT (UART)
interface
• Selectable output frame rate (1 fps in VGA, up to 15 fps
in CIF format)
• Video packetizer FIFO
2
C-bus interface for communication between the USB
• I
protocol hardware and the external microcontroller
• Integrated analog bus driver (ATX)
• Microphone/audio input to USB (FGA, ADC, PLL and
decimator filter)
• Integrated analog bus driver (ATX)
• Integrated main oscillator
• Miscellaneous functions e.g. power management,
PLL backup oscillator.
2APPLICATIONS
• Low-cost desktop video applications with USB interface.
3GENERAL DESCRIPTION
The SAA8117HL is a monolithic integrated circuit which
can be used in PC video cameras to convert D1 video
signals and analog audio signals to properly formatted
USB packets.
It is designed as a back-end for the SAA8110G or
SAA8112HL (general camera digital processing ICs) and
is optimized for use with the TDA8784/87 (camera
pre-processing IC) and the 83C51RC (microcontroller).
Measured over full voltage and operating temperature range.
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
V
DDD
V
DDA
I
DD(tot)
V
i(bus)
V
o(bus)
V
i(n)
V
o(n)
f
clk
P
tot
T
stg
T
amb
T
j
digital supply voltage3.03.33.6V
analog supply voltage3.03.33.6V
total supply currentVDD= 3.3 V−91−mA
input voltage on I2C-bus interface pins5 V tolerant TTL compatible V
output voltage on I2C-bus interface pin SDA5 V tolerant TTL compatible V
input signal voltage on other pins3.0V<VDD< 3.6 V low voltage TTL compatible V
output signal voltage on other pins3.0V<VDD< 3.6 V low voltage TTL compatible V
clock frequency−48−MHz
total power dissipationT
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 025
SMP
RESET
GENPOR
dbook, full pagewidth
SDA
SCL
CLOCK
UCINT
CLOCKON
UCPOR
SNAPSHOT
TRC
SUSREADYNOT
DCDCON
6BLOCK DIAGRAM
Digital camera USB interface ICSAA8117HL
Philips SemiconductorsProduct specification
SNCL
SNDA
SNRES
RESERVED2
RESERVED1
YUV0
to
YUV7
HREF
VSYNC
LLC
56
55
57
53
52
35, 36,
37, 38,
42, 43
44, 45
49
50
47
SNERT
INTERFACE
AND HATCH
FORMATTER
SYNCHRONISATION
19, 18
17, 16
B1 to B4
A1 to A4
58
CIF
VIDEO
PATTERN PULSE GENERATOR
13, 12
23, 22,
11, 10
21
C1 to C3
COMPRESSION
24
RG
SHUTTER
(PPG)
20
SHP
51
ENGINE
28
SHD
29
CLK1
27
CLK2
SAA8117HL
TRANSFER
BUFFER
8
33
CLPDM
CLPOB30VD
76
31
9
HD
95
94
I2C-BUS
INTERFACE
USB
RAM SPACE
USB
VIDEO
FIFO
MAIN
OSCILLATOR
XIN1
XOUT1
93
AUDIO
PLL
6587
86
XIN2
XOUT2
77
64
POWER
MANAGEMENT
AUDIO
ADC
AUDIO
AMP
MIC
96
PSIE
MMU
79
97100
99
2
S-BUS
I
INTERFACE
90
89
WS91BCK
DA
98
EXTERNAL
ATX
INTERFACE
ATX
70, 48, 41, 39
54, 34, 26, 14
88, 80, 78, 59, 4
92, 75, 69, 46, 40
3, 2, 1
REF1 to REF3
M0 to M2
32, 25, 15
85, 84, 62, 7
81, 82, 83
63
65
66
67
68
71
72
73
74
60
61
FCE130
SPEED
SUSPEND
VM
VP
RCV
VMO
VPO
OEBAR
ATXCTRL
ATXDP
ATXDM
V
to V
DD1
DD3
V
to V
DDA1
DDD1
to V
DDA4
DDD4
V
GND1 to GND4
AGND1 to AGND5
DGND1 to DGND5
Fig.1 Block diagram.
Page 6
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
7PINNING
SYMBOLPIN TYPEDESCRIPTION
M21Itest mode control signal bit 2
M12Itest mode control signal bit 1
M03Itest mode control signal bit 0
AGND14Panalog ground 1 for main oscillator (48 MHz, 3rd overtone)
XIN15Ioscillator input
XOUT16Ooscillator output
V
DDA1
CLPDM8Odummy clamp pulse output to TDA8784/87
CLPOB9Ooptical black clamp pulse output to TDA8784/87
B410Overtical CCD load pulse output (VH1X)
B311Overtical CCD load pulse output (VH3X)
B212Overtical CCD load pulse output
B113Overtical CCD load pulse output
GND114Pground 1 for output buffers
V
DD1
A416Overtical CCD transfer pulse output (V4X)
A317Overtical CCD transfer pulse output (V3X)
A218Overtical CCD transfer pulse output (V2X)
A119Overtical CCD transfer pulse output (V1X)
SHUTTER20Oshutter control output for CCD charge reset
C321Ohorizontal CCD transfer pulse output
C222Ohorizontal CCD transfer pulse output (FH1)
C123Ohorizontal CCD transfer pulse output (FH2)
RG24Oreset output for CCD output amplifier gate
V
DD2
GND226Pground 2 for output buffers
CLK127Opixel clock output to TDA8784/87and SAA8110G
SHP28Opreset sample-and-hold pulse output to TDA8784/87 (FCDS)
SHD29Odata sample-and-hold pulse output to TDA8784/87 (FS)
VD30Overtical definition pulse output to SAA8110G
HD31Ohorizontal definition pulse output to SAA8110G
V
7Panalog supply voltage 1 for main oscillator (48 MHz, 3rd overtone)
15Psupply voltage 1 for output buffers
25Psupply voltage 2 for output buffers
32Psupply voltage 3 for output buffers
39Pdigital supply voltage 1 for input buffers and predrivers and one part of the digital
core
1999 Apr 026
Page 7
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
SYMBOLPIN TYPEDESCRIPTION
DGND140Pdigital ground 1 for input buffers and predrivers and for the digital core
V
DDD2
YUV442Imultiplexed input YUV-bit 4
YUV543Imultiplexed input YUV-bit 5
YUV644Imultiplexed input YUV-bit 6
YUV745Imultiplexed input YUV-bit 7
DGND246Pdigital ground 2 for input buffers and predrivers and for the digital core
LLC47Iline-locked clock input (delayed CLK2) for YUV-port from SAA8110G
V
DDD3
HREF49Ihorizontal reference input for YUV-port from SAA8110G
VSYNC50Ivertical synchronization input for YUV-port from SAA8110G
RESET51IPower-on reset input (for video processing and PPG)
RESERVED152−test pin (should not be used)
RESERVED253−test pin (should not be used)
GND454Pground 4 for output buffer
SNDA55I/Odata I/O for SNERT-interface (communication between SAA8117HL and
SNCL56Iinput clock for SNERT-interface (communication between SAA8117HL and
SNRES57Ooutput reset for SNERT-interface (communication between SAA8117HL and
SMP58Ooutput switch mode pulse for DC-to-DC power supply
AGND259Panalog ground 2 for ATX (transceiver)
ATXDP60I/Opositive driver of the differential data pair input/output (ATX)
ATXDM61I/Onegative driver of the differently data pair input/output (ATX)
V
DDA2
SPEED63Orequired output for ATX-backup solution
UCINT64Ointerrupt output from USB protocol hardware to microcontroller
SUSPEND65Ocontrol output from USB protocol hardware to microcontroller
VM66Orequired output for ATX-backup solution (txdn)
VP67Orequired output for ATX-backup solution (txdp)
RCV68Irequired output for ATX-backup solution
DGND369Pdigital ground 3 for input buffers and predrivers and for the digital core
V
DDD4
VMO71Irequired input or ATX-backup solution (rxdn)
VPO72Irequired input for ATX-backup solution (rxdp)
OEBAR73Orequired output for ATX-backup solution
ATXCTRL74Irequired input for ATX-backup solution
DGND475Pdigital ground 4 for input buffers and predrivers and for the digital core
GENPOR76IPower-on reset input (for USB protocol hardware)
41Pdigital supply voltage 2 for digital core
48Pdigital supply voltage 3 for digital core
SAA8110G)
SAA8110G)
SAA8110G)
62Panalog supply voltage 2 for ATX
70Pdigital supply voltage 4 for one part of input buffers and predrivers and for the
digital core
1999 Apr 027
Page 8
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
SYMBOLPIN TYPEDESCRIPTION
UCPOR77Ooutput control from USB protocol hardware to microcontroller
AGND378Panalog ground 3 for FGA
MIC79Imicrophone input
AGND480Panalog ground 4 for FGA/ADC
REF181Ireference input voltage 1 for FGA/ADC (double-bonding)
REF282Ireference input voltage 2 for DACn (used in the ADC)
REF383Ireference input voltage 3 for DACp (used in the ADC)
V
DDA3
V
DDA4
XIN286Ioscillator input required for PLL backup solution
XOUT287Ooscillator output required for PLL backup solution
AGND588Panalog ground 5 for PLL
WS89II
DA90II
BCK91II
DGND592Pdigital ground 5 for input buffers and predrivers and for the digital core
CLOCK93Oclock output from USB protocol hardware to microcontroller
SCL94Islave I
SDA95I/Oslave I
CLOCKON96Ocontrol output for main oscillator switched on
SNAPSHOT97Iinput for remote wake-up (snapshot)
DCDCON98Ocontrol output from USB protocol hardware to power supply module
SUSREADYNOT99Iinput from microcontroller for SUSPEND mode
TRC100Ithreshold control input for enabling the clock (switching for power management)
84Panalog supply voltage 3 for FGA/ADC
85Panalog supply voltage 4 for PLL
2
S-bus word select (required for FGA/ADC backup solution)
2
S-bus data (required for FGA/ADC backup solution)
2
S-bus clock (required for FGA/ADC backup solution)
2
C-bus clock input
2
C-bus data input/output
1999 Apr 028
Page 9
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
handbook, full pagewidth
DDA3
XOUT2
XIN2
DDD4
V
REF2
REF1
AGND4
8079787776
UCPOR
GENPOR
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DGND4
ATXCTRL
OEBAR
VPO
VMO
V
DDD4
DGND3
RCV
VP
VM
SUSPEND
UCINT
SPEED
V
DDA2
ATXDM
ATXDP
AGND2
SMP
SNRES
SNCL
SNDA
GND4
RESERVED2
RESERVED1
RESET
V
REF3
MIC
AGND3
M2
M1
M0
AGND1
XIN1
XOUT1
V
DDA1
CLPDM
CLPOB
B4
B3
B2
B1
GND1
V
DD1
A4
A3
A2
A1
SHUTTER
C3
C2
C1
RG
V
DD2
TRC
SUSREADYNOT
DCDCON
SNAPSHOT
CLOCKON
SDA
SCL
CLOCK
DGND5
BCKDAWS
99989796959493929190898887868584838281
100
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
AGND5
SAA8117HL
26
GND2
CLK1
SHP
31323334353637383940414243444546474849
VD
HD
SHD
DD3
V
CLK2
GND3
YUV0
YUV1
YUV2
30
29
28
27
Fig.2 Pin configuration.
1999 Apr 029
YUV3
DDD1
V
DDD2
V
DGND1
YUV4
YUV5
YUV6
YUV7
LLC
DGND2
DDD3
V
HREF
50
FCE131
VSYNC
Page 10
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
8FUNCTIONAL DESCRIPTION
8.1Video synchronization
The video synchronization module (see Fig.1) is capable
of locking onto the video signal thereby implementing a
horizontal gate signal HREF (HREF = HIGH when data is
valid) and a VS signal indicating the start of a new video
frame. This module expects, in the PAL mode, 288 active
lines from a total of 292 lines and in the VGA mode,
480 active lines from a total of 486 lines. The module
generates control signals for the CIF formatter.
8.2CIF formatter
The video data must be progressive (or non-interlaced)
and in 4 :2:2(UYVY) format. The CIF formatter module
(see Figs 1 and 3) is programmable to perform down
scaling from 512 × 288 (PAL mode) or 640 × 480 (VGA
mode) to 352 × 288 or 176 × 144 without affecting the
aspect ratio.
The horizontal scaling is achieved with a Variable Phase
Delay filter (VPD-4). To avoid aliasing, this module also
contains a prefilter which has three modes:
• Prefilter A (3 taps)
• Prefilter B (7 taps)
• Prefilter B-comb (13 taps).
Prefilter B-comb is similar to prefilter B, but inserts extra
taps with amplification 0.
This prefilter must be chosen by selecting prefilter B and
setting SN_Prefilter_B_Comb. Prefilter B-comb can be
used independently from prefilter A.
The incoming 4:2:2 data is vertically filtered to 4 : 2 : 0
by throwing away colour samples. In the even lines the
V-samples are discarded, in the odd lines the U-samples.
The vertical scaling in PAL mode is from CIF (352 × 288)
to QCIF (176 × 144) only. This is done via a vertical
prefilter A (3 taps). In VGA mode a VPD-4 vertical filter is
applied to scale from 640 × 480 to CIF and QCIF.
From the QCIF image a sub-QCIF cut (128 × 96) can be
made. Due to the granularity of the cropping origin, a
UV interchange can occur. This interchange can be
corrected with SN_EIRRAH.
In VGA mode the CIF formatter can be bypassed to create
a full resolution snapshot. The snapshot can be in 4 :2:0
and in 4 :2:2 format, selectable with SN_4 :2:2.
8.3Compression engine
The compression engine module (see Figs 1 and 3) works
on CIF format only. The CIF data is compressed to a fixed
number of bytes per frame. This number can be selected
leading a compression factor of either 3 or 4. As a result
the data stream of CIF4:2:0 equals the data stream of
QCIF 4:2:2 (3times compression) or QCIF 4:2:0
(4 times compression). The algorithm is Philips
proprietary. Real-time decoding can be done in software
on any Pentium platform.
handbook, full pagewidth
YUV0 to YUV7
SN_Prefilter A_On/Off
PREFILTER
A
PREFILTER
SN_Prefilter B_On/Off
SN_Prefilter B_Comb
SN_Output_Format_Select
B
Fig.3 The CIF formatter and compression engine.
1999 Apr 0210
SN_4:2:2
SN_EIRRAH
SN_PAL_VGA
DOWN
SCALER
COMPRESSION
ENGINE
SN_Compress
SN_Compression_Ratio
SN_Clk_Compress_On
FCE132
to
transfer
buffer
Page 11
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
8.4Transfer buffer
The transfer buffer module (see Fig.1) ensures a smooth
transfer of the data to the FIFO of the USB. Moreover the
transfer buffer can insert in band synchronization words in
the video data stream.
This function can be switched on and off with
SN_In band_Control in register CONTROL17_0.
The synchronization words can only be used with
non-compressed data streams and are formatted like
0x00 0xFF 0x<framecounter>7<linecounter>9.
The subscript denotes the number of bits and the frame
counter is circular incrementing.
The non-compressed data is formatted like:
4:2:0:<optional sync word><Y0><Y1><Y2><Y3>
<C0><C2><Y4><Y5><Y6><Y7><C4><C6>....,
4:2:2: <optional sync word><Y0><Y1><Y2><Y3>
<U0><V0><U2><V2><Y4>....,
where C denotes U-data in the even lines (0, 2, 4, etc.)
and V-data in the odd lines (1, 3, 5, etc.).
8.5SNERT interface
In a USB camera the SAA8110G will operate on a clock
frequency which depends on the actual frame rate. For the
slowest frame rates, this frequency can be so low that the
SNERT communication is no longer functional over the
specified entire frequency range of the microcontroller.
The microcontroller must adapt its SNERT bus frequency
to a frequency appropriate for the current mode in which
the SAA8110G is operating.
It should be noted that in case of medium resolution Sharp
or compatible sensors an external inverter driver is
required to convert the 3 V pulses into a voltage suitable
for the used CCD sensor. For the medium resolution Sharp
CCD sensor driver, the name of the pins to which the PPG
pulses must be connected are indicated between brackets
in the SAA8117HL pinning list (pins C3, B1 and B2 are not
used).
For both type of sensors the PPG generates 8 different
frame rates (see Table 6). The active video size is
512 × 288 for PAL and 640 × 480 for VGA. The total H × V
size is 685 × 292 for PAL and 823 × 486 for VGA.
It should be noted that additional HD pulses are added
during the vertical blanking interval to reach a total of
312 lines in PAL mode and 525 lines in VGA mode as
required by the SAA8110G.
The following registers are associated with the PPG:
• CONTROL17_0
• CONTROL17_2
• PPG_SHUTTERSPEED_0
• PPG_SHUTTERSPEED_1
• PPG_CLPOB_START_LSB
• PPG_CLPOB_STOP_LSB
• PPG_CLPDM_START_LSB
• PPG_CLPDM_STOP_LSB
• CLPMSB.
8.7Pulse diagrams
The SAA8117HL itself is also partly controlled via SNERT.
The CIF formatter, compression engine and the PPG
function are controlled via SNERT. This SNERT interface
works independently from the frame rate and can always
be operated in the full frequency range.
8.6Sensor pulse generator
The SAA8117HL incorporates a Pulse Pattern Generator
(PPG) function. The PPG can be used for PAL medium
resolution Sharp sensors (LZ2423) or compatible CCD
sensors. The SAA8117HL can also handle VGA type CCD
sensors, so a set of pulses is provided to simplify the use
of such sensors. Depending on the type of sensor, it will be
necessary to reformat these pulses externally according to
the sensor specification.
1999 Apr 0211
For medium resolution CCD sensors (PAL):
• High-speed pulses, see Figs 4 and 5
• Horizontal pulses, see Fig.6
• Vertical pulses, see Figs 7 to 11.
For VGA-sensors:
• High-speed pulses, see Figs 12 to 14
• Horizontal pulses, see Fig.15
• Vertical pulses, see Figs 16 to 21.
Page 12
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0212
CCD OUTPUT
024613578024913568799002461357802491356879
CLOCK ENABLE
C1 (FH1)
C2 (FH2)
handbook, full pagewidth
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
RG (FR)
SHD (FS)
SHP(FCDS)
CLK1
CLK2
mode 0: 1/(4.8 MHz)
FCE133
Fig.4 High-speed pulses for PAL medium resolution (1).
Page 13
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0223
dbook, full pagewidth
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
HD
CLOCK ENABLE
CLPOB
CLPDM
SHUTTER
A1
A2
A3
A4
B1
B2
B3
B4
4
821
823/0
12
15
(1)
222
222
222
25 28
27 30
2429
2631
65 D
60
36
64
63
71 BLK
70 D
72 BLK
73 A1
79 A7
728 A656
731 A659
732 BLK
751 755
(1)(1)
767
766 BLK
(1)
771
818
2
823/0
FCE144
(1) CLPOB and CLPDM are programmable.
Fig.15 Horizontal pulses for VGA sensors.
Page 24
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0224
dbook, full pagewidth
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
INE#
HD
VD
CLPOB
CLPDM
SHUTTER
A1
A2
A3
A4
B1
A476
482
A480
483485486
Hd
1
Hd
Hd
2
3
Hd
AL1
4
5
AL2
6
A1
7
B2
B3
B4
FCE145
Fig.16 Vertical pulses for VGA sensors (1).
Page 25
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0225
dbook, full pagewidth
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
INE#
HD
SHUTTER
A1
A2
A3
A4
B1
B2
B3
48612
751
755
2
22
RESET_DATA [9 to 0] + 20RESET_DATA [9 to 0]
2
22
2
22
25
28
27
30
24
29
RESET_DATA [9 to 0] + 20RESET_DATA [9 to 0]
RESET_DATA [9 to 0] + 20RESET_DATA [9 to 0]
2
22
2
22
2
22
25
27
24
28
30
29
B4
26
31
26
FCE146
31
Fig.17 Vertical pulses for VGA sensors (2).
Page 26
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0226
dbook, full pagewidth
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
INE#
HD
SHUTTER
A1
A2
A3
A4
B1
687
691
695
699
703
707
711
715
719
723
727
731
735
739
743
747
751
755
123
751
755
2
22
779
799
RESET_DATA [9 to 0] + 20RESET_DATA [9 to 0]
2
22
2
22
25
28
RESET_DATA [9 to 0] + 20RESET_DATA [9 to 0]
RESET_DATA [9 to 0] + 20RESET_DATA [9 to 0]
779
779
780
799
799
800
B2
B3
B4
780
27
30
24
29
26
31
800
FCE147
Fig.18 Vertical pulses for VGA sensors (3).
Page 27
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0227
631
635
639
643
671
667
663
659
655
651
647
675
679
683
687
dbook, full pagewidth
711
707
703
699
695
691
715
719
723
727
731
735
739
743
747
751
755
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
INE#
HD
SHUTTER
A1
A2
A3
A4
B1
B2
B3
234
751
755
2
22
2
22
2
22
25
27
24
28
30
29
B4
Fig.19 Vertical pulses for VGA sensors (4).
26
FCE148
31
Page 28
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0228
623
627
631
635
639
643
647
651
655
659
663
667
671
675
679
683
687
dbook, full pagewidth
711
707
703
699
695
691
715
719
723
727
731
735
739
743
747
751
755
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
INE#
HD
SHUTTER
A1
A2
A3
A4
B1
B2
B3
345
751
755
2
22
2
22
2
22
25
28
27
30
24
29
2
22
2
22
2
22
25
27
24
28
30
29
B4
26
26
31
31
FCE149
Fig.20 Vertical pulses for VGA sensors (5).
Page 29
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0229
1/(6 MHz) = 0.167 µs
INE#
0123490491492493494518519520521522489
A1
A2
A3
A4
dbook, full pagewidth
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
B1
B2
B3
B4
FCE150
Fig.21 Vertical pulses for VGA sensors (6).
Page 30
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
8.8USB video FIFO
The USB video FIFO is programmed via the I2C-bus
(see Fig.22). The FIFO is designed to achieve three
different packets containing video on the isochronous USB
channel. Video data is contained in a chain of equally sized
USB packets, except for the last packet of a video frame
which is always smaller. The video frames can be
separated from each other by one or more 0-length
packets. For low frame rates (below 10 frames/s) there are
always 0-length packets in the stream. The host can
synchronize on the smaller packets for the high frame
rates and on the 0-length packets for the low frame rates.
For every mode the FIFO must be adjusted. There are
three parameters to program the video FIFO:
2
C_Packet_Size: this value indicates the length of all
• I
packets with video data except for the last packet of a
video frame
• I2C_FIFO_Offset: this value indicates the number of
data in the FIFO before a new packet is transmitted over
the USB
• I2C_Read_Spacing: this value indicates the number of
12 MHz clock cycles between read actions from the
FIFO.
Moreover the FIFO is enabled and disabled with
2
C_Active.
I
The write process to the FIFO is controlled by the transfer
buffer and is not programmable.
The read process is executed in the PSIE-MMU and is
driven by the USB frame interval (1 ms). Every frame
interval the PSIE-MMU tries to read I2C_Packet_Size
bytes from the FIFO. This read process will not be started
when a new video frame is stored in the FIFO and there
are less than I2C_FIFO_Offset bytes written. The read
process stops if the next bytes are of another video frame,
or if the read-pointer overtakes the write-pointer.
I2C_Read_Spacing determines the read rate. Its value can
easily be determined with the formula:
I2C_Read_Spacing
<
12000
---------------------------------------------
2
C_Packet_Size
I
handbook, full pagewidth
data from transfer buffer
write
WRITE
SYNC
Ptr_to_start_Vframe
FIFO
Fig.22 USB video FIFO.
1999 Apr 0230
data to PSIE-MMU
read
2
C_FIFO_Offset
read
enable
I
2
C_Packet_Size
I
2
I
C_Read_Spacing
2
I
C_Active
FCE151
Page 31
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
8.9PSIE-MMU, I2C-bus interface and USB RAM
space
The Programmable Serial Interface Engine (PSIE) and
Memory Management Unit (MMU) is the heart of the USB
protocol hardware (see Fig.23). It formats the actual
packets that are transferred to the USB and passes the
incoming packets to the right end-point buffers. These
buffers are allocated as part of the USB RAM space.
The microcontroller communicates via the I
2
C-bus with the
PSIE-MMU. The I2C-bus protocol distinguishes three
register spaces. These spaces are addressed via different
commands. The command is sent to the command
address. Depending on the command it is sent to the
PSIE-MMU and/or to the command interpreter which
configures the (de-)mux to open the path to the right
register space. Subsequent write/read to/from the data
address store or retrieve data from the register space is
selected by the command.
handbook, full pagewidth
PI_Address + 0X
to/from
microcontroller
I2C-BUS
INTERFACE
8.10ATX and external ATX interface
The SAA8117HL contains an analog bus driver, called the
ATX. It incorporates a differential and two single-ended
receivers and a differential transmitter. The interface to the
bus consists of a differential data pair (ATXDM and
ATXDP). The SAA8117HL contains also an interface to an
external ATX as backup solution.
PSIE-MMU
REGISTER
SPACE
(DE)MUX
SET MODE
REGISTER
SPACE
COMMAND
PI_Address + 10
INTERPRETER
PSIE-MMU
Fig.23 I2C-bus interface and register map.
1999 Apr 0231
NON USB
AND
VIDEO FIFO
REGISTERS
to
FCE152
Page 32
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
8.11Audio
The PLL converts the 48 MHz to 256fs (fs= audio sample
frequency). There are three modes for the PLL to achieve
the sample frequencies of 48, 44.1 or 32 kHz
(see Table 1).
In the Fixed Gain Amplifier (FGA) the microphone input is
amplified by 20 dB.
The bit stream ADC samples the audio signal. It runs at an
oversample rate of 256 times the base sample rate. In the
application, the bit stream can be converted to parallel
16-bit samples. This conversion is programmable with
respect to the effective sample frequency (dropping
sample results in a lower effective sample frequency) and
sample resolution. As a result the effective sample rate
can be determined.
Table 1 ADC clock frequencies and sample frequencies
CLOCK
(MHz)
8.19201324.096
1 1.2996144.15.6448
12.28801486.144
Note
1. Not supported.
DIVIDING
NUMBER
2162.048
481.042
8note 1note 1
222.052.8224
41 1.0251.41 12
85.51250.7056
2243.072
4121.536
860.768
SAMPLE
FREQUENCY
(kHz)
ADC CLOCK
(MHz)
8.12Power management
The USB requires the device to switch power states.
The SAA8117HL contains a power management module
since the device may not consume more than 500 µA
during the power state called SUSPEND. This requires
that even the crystal oscillator must be switched off.
The SAA8117HL is also not functional except for some
logic that enables the IC to wake-up the camera. After
wake-up of the SAA8117HL first the clock to the
microcontroller is generated and thereafter an interrupt is
generated to wake-up the controller. Therefore the clock of
the microcontroller is generated by the SAA8117HL.
The power management module also sets a flag in register
2
C_SET_MODE_AND_READ. After a reset the
I
microcontroller should check this register via the I2C-bus
and find the cause of the wake-up. Different causes may
require different start-up routines.
The internal video processing core uses another
V
domain which can be switched during SUSPEND.
DDD
The PPG is switched off by setting SN_Resume and
resetting SN_PAL_VGA. In non CIF modes the power
consumption is reduced by resetting SN_Compress and
SN_CLK_Compress_On.
The SAA8117HL has the feature to independently
wake-up from SUSPEND, but requires a signal from the
microcontroller before going into SUSPEND (via the signal
on pin SUSREADYNOT).
Since the main oscillator of the SAA8117HL is switched off
during SUSPEND precautions are needed to avoid
undefined states when the clock is switched on. This is
ensured via the pins CLOCKON and TRC.
Pin CLOCKON goes HIGH as soon as the main oscillator
is switched on. The oscillator will need some time to make
a stable 48 MHz signal. However, the clock is only passed
through to other parts of the SAA8117HL when the level on
pin TRC reaches a certain threshold. The time needed to
reach the threshold can be trimmed with an RC-circuit.
1999 Apr 0232
Page 33
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
9CONTROL REGISTER DESCRIPTION
This Chapter gives an overview of all registers.
9.1SNERT (UART)
The following registers are accessible via SNERT (see Table 2).
Table 2 SNERT write registers of the SAA8117HL
ADDRESSNAMEFUNCTIONFORMAT
C0−reserved−
C1−reserved−
C2CONTROL17_0various control bitssee Table 3
C3CONTROL17_1various control bitssee Table 5
C4VP_SQCIF_OFFSETvertical (MSN) and horizontal (LSN) offset for sub-QCIF
mode
C5CONTROL17_2various control bitssee Table 6
C6PPG_SHUTTERSPEED_0bits of shutter speed 0see Table 8
C7PPG_SHUTTERSPEED_1bits of shutter speed 1see Table 9
C8PPG_CLPOB_START_LSBLSB start position control for CLPOB pulsebyte
C9PPG_CLPOB_STOP_LSBLSB stop position control for CLPOB pulsebyte
CAPPG_CLPDM_START_LSB LSB start position control for CLPDM pulsebyte
CBPPG_CLPDM_STOP_LSBLSB stop position control for CLPDM pulsebyte
CCCLPMSBMSBs of CLPOB_Start, CLPOB_Stop, CLPDM_Start and
CLPDM_Stop
nibble
see Table 10
1999 Apr 0233
Page 34
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
Table 3 Detailed description of SNERT register CONTROL17_0 (address 0xC2)
76543210PARAMETER
EIRRAH
Xexchanges the chrominance irregularities when needed; toggle the bit to ensure
timing of chrominance signal; the value must be determined experimentally (can
be different for different modes)
Snapshot
1transported in 4:2:2 format
0transported in 4:2:0 format
Inband_Control
1in band synchronization words are inserted in the video data stream
0only active video data is transmitted over USB
Compression_Ratio
1ratio is 4 times
0ratio is 3 times
Compress
1compression is active; only to be used in case (for this register) bit 2 = 1 and
bit 1 = 0 since compression functions are for CIF only; CIF format must be
compressed unless the frame rate is 3.75 Hz
0compression module is switched off and power consumption is minimized for this
module
Output_Format_Select
XXsee Table 4
P AL_VGA
1PAL sensor
0VGA sensor
Table 4 Detailed description of bit 2 and bit 1 of SNERT register CONTROL17_0
Table 8 Detailed description of SNERT register PPG_SHUTTERSPEED_0 (address 0xC6)
76543210PARAMETER
X1 LSB of 9-bit line number (8 MSBs in register 0xC7)
XXXXXXX7MSBs of 10-bit pixel number (3 LSBs in register 0xC5)
Table 9 Detailed description of SNERT register PPG_SHUTTERSPEED_1 (address 0xC7)
76543210PARAMETER
XXXXXXXX8MSBs of 9-bit line number (LSB in register 0xC6)
Table 10 Detailed description of SNERT register CLPMSB (address0xCC)
76543210PARAMETER
XX2 MSBs of CLPOB_Start (LSBs in register 0xC8)
XX2 MSBs of CLPOB_Stop (LSBs in register 0xC9)
XX2 MSBs of CLPDM_Start (LSBs in register 0xCA)
XX2 MSBs of CLPDM_Stop (LSBs in register 0xCB)
1999 Apr 0236
Page 37
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
9.2I2C-bus interface
The I2C-bus interface uses two addresses:
• Command address for writing commands to the Memory Manager (MM)
• Data address for writing/reading data to/from the Memory Manager (MM).
The 6 MSBs of the two addresses are equal and are defined by the PI_address = 010111 (see Table 11). The LSBs of
the addresses differentiate between the command address and the data address. When bit 1 is logic 1 the address is
the command address (0x5E) and when bit 1 is logic 0 the address is one of the data addresses (0x5C or 0x5D).
2
Table 11 I
C-bus addresses
BIT
ADDRESS
76543210
010111000x5C: for writing data to the memory manager
010111010x5D: for reading data from the memory manager
010111100x5E: for writing commands
010111110x5F: not in use
9.2.1C
OMMANDS
The commands listed in Table 12 must be sent to the I2C-bus address 0x5E.
Table 12 I
2
C-bus USB command codes
BIT
FUNCTION
76543210
00end-point numberselect end-point
01end-point numberread/write status
10end-point numberinitialize/read status information
1101addressread/write register bank
11100XXXnot used
11101000set non-USB register
11110000read/write data
11110001acknowledge setup
11110010set buffer empty
11111010set buffer full
11110100read interrupt register
11110101read current frame number
11110110send resume
11110111set status change bits
11110011set mode
1999 Apr 0237
Page 38
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
Table 13 Set mode and write register overview
BYTESET MODE AND WRITE
1N1 timer; programmable timer for power management; counts 12 MHz cycles; must be bigger than number
of cycles needed for the microcontroller to go in power-down state after pin SUSREADYNOT is made LOW
2N2 timer; programmable timer for power management; counts 12 MHz cycles; determines the time between
when the microcontroller clock is switched off and the main clock is switched off
3PSIE-MMU control byte (see Table 14)
Table 14 Detailed description of PSIE-MMU control byte (byte 3)
76543210PARAMETER
XXXreserved
interrupt after isochronous audio transfer
1for each isochronous audio transfer an interrupt to the microcontroller will
be generated; default set to logic 1 upon general Power-on reset and/or
bus reset by the SAA8117HL
0no interrupts are given to the microcontroller
interrupt after isochronous video transfer
1for each isochronous video transfer an interrupt to the microcontroller will
be generated; default set to logic 1 upon general Power-on reset and/or
bus reset by the SAA8117HL
0no interrupts are given to the microcontroller
audio end-point
1audio end-point enabled; default set to logic 1 upon general Power-on reset
and/or bus reset by the SAA8117HL
0audio end-point disabled; the PSIE-MMU will not react on in-tokens on the
audio end-point
video end-point
1video end-point enabled; default set to logic 1 upon general Power-on reset
and/or bus reset by the SAA8117HL
0video end-point disabled; the PSIE-MMU will not react on in-tokens on the
video end-point
error debug mode
1interrupts are generated only in the event that the transfer is not
successfully completed; the microcontroller can read data from the interrupt
and status registers to see the cause of this error
0all successful USB transactions are reported to the microcontroller via an
interrupt; default set to logic 0 upon general Power-on reset by the
SAA8117HL
1999 Apr 0238
Page 39
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
Table 15 Detailed description of PSI-MMU set mode and status byte
76543210PARAMETER
XXXXreserved
remote wake-up status flag
1remote wake-up when device is in SUSPEND mode
0no remote wake-up
resume status flag
1bus resume by the host when device is in SUSPEND mode
0no bus resume
bus reset status flag
1bus reset
0no bus reset
power-up status flag
1general power up reset
0no power up reset
9.2.2E
The SAA8117HL has 6 logical end-points which are listed in Table 16.
Table 16 Mapping of logic to physical end-point numbers for used end-points
Control end-point0801
Control end-point1823
Interrupt end-point28−4
Interrupt end-point38−5
Iso video end-point496.0−6
Iso video end-point535.1−7
ND-POINTS
END-POINT NAME
LOGIC
END-POINT
BUFFER SIZE
PHYSICAL END-POINT
OUTIN
1999 Apr 0239
Page 40
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
9.2.3CONTROL TOP REGISTERS
The following registers can be written on I2C-bus address 1 after the command 0xE8 on I2C-bus address 0.
2
Table 17 I
ADDRESSNAMEFUNCTION
0x08CLKSHOP CONTROLclock control
0x09RSTGEN AND_PLL CONTROLreset control
0x0AI/O MUX CONTROLmux block control
0x0BPOWER CONTROL ANALOG MODULESpower-on analog modules control
Table 18 Detailed description of I
76543210PARAMETER
1sel_ad: clock generated from ADC
0sel_pll: clock generated from PLL
C-bus control top registers (base address 0x08)
2
C-bus control top register CLKSHOP CONTROL (address 0x08)
select ADC clock source
set clock dividers for ADC
00set_divide00: divided by 1
01set_divide01: divided by 2
10set_divide10: divided by 4
11set_divide11: divided by 8
1upc_rst_mmu: resetting the USB protocol block (called PSIE-MMU) during
tests or in the event of errors
0no reset
Xreserved
reset ADIF top module
1upc_rst_adif: resetting the digital audio part during tests or in the event of
errors
0no reset
reset AGC module
1upc_rst_AGC: resetting the AGC control during tests or in the event of
errors
0no reset
2
Table 20 Detailed description of I
76543210PARAMETER
XXXXXXXXreserved
C-bus control top register I/O MUX CONTROL (address 0x0A)
1999 Apr 0241
Page 42
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
Table 21 Detailed description of I2C-bus control top register POWER CONTROL OF ANALOG MODULES
(address 0x0B)
76543210PARAMETER
XXreserved
power control PLL module
1upc_pll_off: PLL power off
0power on
Xreserved
power control ADC module left channel
1upc_adl_off: power off
0power on
power control ADC module right channel
1upc_adr_off: power off
0power on
power control AGC module left channel
1upc_AGCl_off: power off
0power on
power control AGC module right channel
1upc_AGCr_off: power off
0power on
1999 Apr 0242
Page 43
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
9.2.4VIDEO FIFO REGISTERS
Table 22 Overview of I2C-bus video FIFO registers (base address 0x04)
ADDRESSNAMEFUNCTION
0x04FIFO OFFSET8 LSBs of the offset value
0x05FIFO ACTIVE AND FIFI OFFSETFIFO active and 3 MSBs of the offset value
0x06PACKET SIZE8 LSBs of packet size value
0x07READ SPACING AND PACKET SIZEread spacing and 2 MSBs of packet size value
2
Table 23 Detailed description of I
76543210PARAMETER
XXXXXXXX mode_fifo_offset: sets the minimum contents of the FIFO that has to be
C-bus video FIFO register FIFO OFFSET (address0x04)
FIFO offset
reached, before a new video frame will be put on the USB bus. This value
can be set between 0 and 2047. Total of 11 bits with 8 LSBs in this register
and 3 MSBs in register 0x05.
Table 24 Detailed description of I
2
C-bus video FIFO register FIFO ACTIVE AND FIFI OFFSET (address 0x05)
76543210PARAMETER
FIFO active
1mode_active: FIFO is active and the contents of the other mode registers
should not be updated by the microcontroller (maledictive)
0FIFO not active
XXXXreserved
FIFO offset
XXX3 MSBs of the offset value; see also register 0x04
2
Table 25 Detailed description of I
C-bus video FIFO register PACKET SIZE (address 0x06)
76543210PARAMETER
packet size
XXXXXXXX mode_packet_size: sets the packet size of the USB video channel. Packets
can vary in size between 0 and 1023. Total of 10 bits with 8 LSBs in this
register and 2 MSBs in register 0x07.
2
Table 26 Detailed description of I
C-bus video FIFO register READ SPACING AND PACKET SIZE (address 0x07)
76543210PARAMETER
read spacing
XXXXXXmode_read_spacing: sets the periodicity of the read pulses; the periodicity
can be set from 1 to 63 (from ‘000001’ to ‘111111’)
packet size
XXmode_packet_size: 2 MSBs of the value (8 LSBs in register 0x06)
1999 Apr 0243
Page 44
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
9.2.5ADIF TOP REGISTERS
Table 27 Overview of I2C-bus ADIF top registers (base address 0x0C)
ADDRESSNAMEFUNCTION
0x0CAGC CONTROL GENERALAGC control general
0x0DAGC CONTROL GAIN LEFTAGC control gain left
0x0EAGC CONTROL GAIN RIGHTAGC control gain right
0x0FADIF CONTROLI
2
Table 28 Detailed description of I
C-bus ADIF top register ADIF CONTROL (address 0x0F)
thermal resistance from junction to ambient in free air51K/W
1999 Apr 0245
Page 46
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
12 CHARACTERISTICS
V
DDD=VDDA
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
Supplies
V
DDD
V
DDA
V
DGND
V
AGND
I
DDD
I
DDA
T
amb
Inputs
D
ATA AND CONTROL INPUTS: PINS M0 TO M2, YUV0 TO YUV7, LLC, HREF, VSYNC, RESET, GENPOR, ATXCTRL,
RCV, VM0 AND VP0
V
IL
V
IH
Outputs
= 3.3 V ±10%; T
=0to70°C.
amb
digital supply voltage3.03.33.6V
analog supply voltage3.03.33.6V
voltage on pins DGND000V
voltage on pins AGND000V
digital supply currentT
analog supply currentT
PPG high-speed pulses for VGA sensors (see Fig.26)
t
d1
t
d2
t
d3
t
d4
t
d5
t
d6
t
d7
t
d8
t
WH(C1)
t
WH(C2)
t
WH(C3)
t
WL(SHP)
t
WL(SHD)
t
WL(RG)
t
WH(CLK1)
t
WH(CLK2)
Note
1. Load capacity = 11 pF; V
delay between rising edge C2 and rising edge C1616263ns
delay between rising edge C3 and rising edge C2616263ns
delay between rising edge SHP and falling edge C3−1.5−1+0.5ns
delay between falling edge SHD and rising edge C28910ns
delay between rising edge SHD and rising edge C3−12−11−10ns
delay between rising edge RG and rising edge C1−0.50+0.5ns
delay between rising edge C1 and falling edge CLK1181921ns
delay between rising edge C1 and rising edge CLK2202122ns
C1 pulse width HIGH8182−ns
C2 pulse width HIGH8182−ns
C3 pulse width HIGH8285−ns
SHP pulse width LOW2122−ns
SHD pulse width LOW4344−ns
RG pulse width LOW2122−ns
CLK1 pulse width HIGH8182−ns
CLK2 pulse width HIGH4143−ns
DDD=VDDA
= 3.3 V; T
amb
=25°C.
handbook, full pagewidth
LCC
data input
Fig.24 Data input timing.
1999 Apr 0250
t
su(i)D
t
h(i)D
FCE153
Page 51
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
t
handbook, full pagewidth
WH(C1)
C1
C2
SHP
SHD
RG
CLK1
CLK2
50%50%
t
d1
50%50%
t
WL(C2)
50%50%
t
WL(SHP)
t
WL(RG)
t
d5
50%50%
t
d6
50%50%
t
WL(CLK1)
t
WH(CLK2)
50%
50%
t
d8
t
d2
t
d3
50%50%
t
d7
t
WL(SHD)
50%
t
d4
FCE154
Fig.25 PPG high-speed pulses for PAL medium resolution sensors (mode 0).
1999 Apr 0251
Page 52
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
handbook, full pagewidth
C1
C2
C3
SHP
SHD
RG
CLK1
t
WL(SHP)
t
d7
50%
t
WH(C1)
50%50%
t
d1
50%50%
50%
t
d3
50%50%
t
d4
50%
t
WH(C2)
t
d2
50%50%
t
WL(SHD)
t
WL(RG)
50%
t
WH(C3)
t
d5
t
d6
50%50%
50%
t
d8
CLK2
50%
t
WH(CLK2)
50%
Fig.26 PPG high-speed pulses for VGA sensors (mode 2).
1999 Apr 0252
t
WH(CLK1)
FCE155
Page 53
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
14 APPLICATION INFORMATION
handbook, full pagewidth
SENSOR
TDA8784/87
PPG pulses
SAA8110G
SYNC
OR
SAA8112HL
YUV
SNERT
CONTROLLER
Fig.27 Application diagram.
MIC
SAA8117HL
CLOCKON
2
I
C-BUS
MICRO-
TRC
power
management
USB
48 MHz
FCE157
1999 Apr 0253
Page 54
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
15 PACKAGE OUTLINE
LQFP100: plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm
c
y
100
X
75
76
51
50
Z
E
pin 1 index
26
1
e
w M
b
p
25
Z
D
D
H
D
b
B
e
w M
p
v M
v M
A
H
E
E
A
2
A
A
1
A
B
detail X
SOT407-1
(A )
3
θ
L
p
L
0510 mm
scale
DIMENSIONS (mm are the original dimensions)
UNIT
mm
A
A1A2A3b
max.
0.20
1.6
0.05
1.5
1.3
0.25
cE
p
0.28
0.18
0.16
0.12
(1)
(1)(1)(1)
D
14.1
13.9
eH
H
14.1
13.9
0.5
16.25
15.75
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
OUTLINE
VERSION
IEC JEDEC EIAJ
REFERENCES
SOT407-1
1999 Apr 0254
D
E
16.25
15.75
LL
p
0.75
0.45
0.12 0.10.21.0
EUROPEAN
PROJECTION
Z
D
1.15
0.85
Zywvθ
E
1.15
0.85
o
7
o
0
ISSUE DATE
95-12-19
97-08-04
Page 55
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
16 SOLDERING
16.1Introduction to soldering surface mount
packages
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
“Data Handbook IC26; Integrated Circuit Packages”
our
(document order number 9398 652 90011).
There is no soldering method that is ideal for all surface
mount IC packages. Wave soldering is not always suitable
for surface mount ICs, or for printed-circuit boards with
high population densities. In these situations reflow
soldering is often used.
16.2Reflow soldering
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Several methods exist for reflowing; for example,
infrared/convection heating in a conveyor type oven.
Throughput times (preheating, soldering and cooling) vary
between 100 and 200 seconds depending on heating
method.
Typical reflow peak temperatures range from
215 to 250 °C. The top-surface temperature of the
packages should preferable be kept below 230 °C.
If wave soldering is used the following conditions must be
observed for optimal results:
• Use a double-wave soldering method comprising a
turbulent wave with high upward pressure followed by a
smooth laminar wave.
• For packages with leads on two sides and a pitch (e):
– larger than or equal to 1.27 mm, the footprint
longitudinal axis is preferred to be parallel to the
transport direction of the printed-circuit board;
– smaller than 1.27 mm, the footprint longitudinal axis
must be parallel to the transport direction of the
printed-circuit board.
The footprint must incorporate solder thieves at the
downstream end.
• For packages with leads on four sides, the footprint must
be placed at a 45° angle to the transport direction of the
printed-circuit board. The footprint must incorporate
solder thieves downstream and at the side corners.
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
16.3Wave soldering
Conventional single wave soldering is not recommended
for surface mount devices (SMDs) or printed-circuit boards
with a high component density, as solder bridging and
non-wetting can present major problems.
To overcome these problems the double-wave soldering
method was specifically developed.
1999 Apr 0255
16.4Manual soldering
Fix the component by first soldering two
diagonally-opposite end leads. Use a low voltage (24 V or
less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to
300 °C.
When using a dedicated tool, all other leads can be
soldered in one operation within 2 to 5 seconds between
270 and 320 °C.
Page 56
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
16.5Suitability of surface mount IC packages for wave and reflow soldering methods
1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum
temperature (with respect to time) and body size of the package, there is a risk that internal or external package
cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the
Drypack information in the
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink
(at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction.
The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm;
it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is
definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
1999 Apr 0256
Page 57
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
17 DEFINITIONS
Data sheet status
Objective specificationThis data sheet contains target or goal specifications for product development.
Preliminary specificationThis data sheet contains preliminary data; supplementary data may be published later.
Product specificationThis data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
18 LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
19 PURCHASE OF PHILIPS I
Purchase of Philips I
components in the I2C system provided the system conforms to the I2C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.
2
C COMPONENTS
2
C components conveys a license under the Philips’ I2C patent to use the
1999 Apr 0257
Page 58
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
NOTES
1999 Apr 0258
Page 59
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
NOTES
1999 Apr 0259
Page 60
Philips Semiconductors – a worldwide company
Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 62 5344, Fax.+381 11 63 5777
For all other countries apply to: Philips Semiconductors,
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Internet: http://www.semiconductors.philips.com
Printed in The Netherlands545006/750/01/pp60 Date of release: 1999 Apr 02Document order number: 9397 750 04381
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.