Datasheet RTL8111 Datasheet (Realtek) [ru]

Download

Page 1

RTL8111

INTEGRATED GIGABIT ETHERNET CONTROLLER

FOR PCI EXPRESS™ APPLICATIONS

DATASHEET

Rev. 1.2

24 March 2005

Track ID: JATR-1076-21

Page 2

RTL8111

Datasheet

©2005 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Realtek provides this document “as is”, without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

This document is intended for the software engineer’s reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.

REVISION HISTORY

Revision Release Date

1.0 2004/08/19 First release.

1.1 2004/11/05 Package changes. See section 8, Mechanical Dimensions, page 23, and

1.2 2005/03/24 Changed Table 8, Power & Ground, page 6.

Summary

section 9, Ordering Information, page 24.

Changed Table 6, Regulator & Reference, page 5. Added lead (Pb)-free package identification information on page 3 and on page 24.

Integrated Gigabit Ethernet Controller for PCI Express ii Track ID: JATR-1076-21 Rev. 1.2

Page 3

TL8111

Datasheet

Table of Contents

1. GENERAL DESCRIPTION...............................................................................................................1

2. FEATURES ..........................................................................................................................................2

3. SYSTEM APPLICATIONS................................................................................................................2

4. PIN ASSIGNMENTS ..........................................................................................................................3

4.1. LEAD (PB)-FREE PACKAGE IDENTIFICATION ..................................................................................3

5. PIN DESCRIPTIONS .........................................................................................................................4

5.1. POWER MANAGEMENT/ISOLATION .................................................................................................4

5.2. PCI EXPRESS INTERFACE................................................................................................................4

5.3. EEPROM .......................................................................................................................................4

5.4. TRANSCEIVER INTERFACE...............................................................................................................5

5.5. CLOCK ............................................................................................................................................5

5.6. REGULATOR & REFERENCE ............................................................................................................5

5.7. LEDS..............................................................................................................................................6

5.8. POWER & GROUND.........................................................................................................................6

5.9. NC (NOT CONNECTED) PINS ..........................................................................................................6

6. FUNCTIONAL DESCRIPTION........................................................................................................7

6.1. PCI EXPRESS BUS INTERFACE ........................................................................................................7

6.1.1. PCI Express Transmitter .......................................................................................................7

6.1.2. PCI Express Receiver ............................................................................................................7

6.2. LED FUNCTIONS ............................................................................................................................7

6.2.1. Link Monitor ..........................................................................................................................7

6.2.2. Rx LED...................................................................................................................................8

6.2.3. Tx LED...................................................................................................................................8

6.2.4. Tx/Rx LED .............................................................................................................................9

6.2.5. LINK/ACT LED ...................................................................................................................10

6.3. PHY TRANSCEIVER ......................................................................................................................11

6.3.1. PHY Transmitter..................................................................................................................11

6.3.2. PHY Receiver.......................................................................................................................11

6.4. NEXT PAGE...................................................................................................................................12

6.5. EEPROM INTERFACE ..................................................................................................................12

6.6. POWER MANAGEMENT .................................................................................................................13

6.7. VITAL PRODUCT DATA (VPD)......................................................................................................15

7. CHARACTERISTICS ......................................................................................................................16

7.1. ABSOLUTE MAXIMUM RATINGS ...................................................................................................16

7.2. RECOMMENDED OPERATING CONDITIONS ....................................................................................16

7.3. CRYSTAL REQUIREMENTS.............................................................................................................16

7.4. THERMAL CHARACTERISTICS .......................................................................................................17

7.5. DC CHARACTERISTICS .................................................................................................................17

Integrated Gigabit Ethernet Controller for PCI Express iii Track ID: JATR-1076-21 Rev. 1.2

Page 4

RTL8111

Datasheet

7.6. AC CHARACTERISTICS .................................................................................................................18

7.6.1. Serial EEPROM Interface Timing .......................................................................................18

7.7. PCI EXPRESS BUS PARAMETERS ..................................................................................................19

7.7.1. Differential Transmitter Parameters ...................................................................................19

7.7.2. Differential Receiver Parameters........................................................................................20

7.7.3. REFCLK Parameters...........................................................................................................20

7.7.4. Auxiliary Signal Timing Parameters ...................................................................................22

8. MECHANICAL DIMENSIONS ......................................................................................................23

8.1. MECHANICAL DIMENSIONS NOTES ...............................................................................................24

9. ORDERING INFORMATION.........................................................................................................24

Integrated Gigabit Ethernet Controller for PCI Express iv Track ID: JATR-1076-21 Rev. 1.2

Page 5

RTL8111

Datasheet

List of Tables

Table 1. Power Management/Isolation......................................................................................................4

Table 2. PCI Express Interface..................................................................................................................4

Table 3. EEPROM.....................................................................................................................................4

Table 4. Transceiver Interface...................................................................................................................5

Table 5. Clock ...........................................................................................................................................5

Table 6. Regulator & Reference................................................................................................................5

Table 7. LEDs............................................................................................................................................6

Table 8. Power & Ground .........................................................................................................................6

Table 9. NC (Not Connected) Pins............................................................................................................6

Table 10. EEPROM Interface ...................................................................................................................12

Table 11. Absolute Maximum Ratings .....................................................................................................16

Table 12. Recommended Operating Conditions.......................................................................................16

Table 13. Crystal Requirements................................................................................................................16

Table 14. Thermal Characteristics ............................................................................................................17

Table 15. DC Characteristics ....................................................................................................................17

Table 16. EEPROM Access Timing Parameters.......................................................................................18

Table 17. Differential Transmitter Parameters..........................................................................................19

Table 18. Differential Receiver Parameters ..............................................................................................20

Table 19. REFCLK Parameters.................................................................................................................20

Table 20. Auxiliary Signal Timing Parameters.........................................................................................22

Table 21. Ordering Information ................................................................................................................24

List of Figures

Figure 1. Pin Assignments.........................................................................................................................3

Figure 2. Rx LED ......................................................................................................................................8

Figure 3. Tx LED ......................................................................................................................................8

Figure 4. Tx/Rx LED.................................................................................................................................9

Figure 5. LINK/ACT LED ......................................................................................................................10

Figure 6. Serial EEPROM Interface Timing ...........................................................................................18

Figure 7. REFCLK Single-Ended Measurement Points for T Figure 8. REFCLK Single-Ended Measurement Points for V Figure 9. REFCLK Differential Measurement Points for T Figure 10. REFCLK V

Range .............................................................................................................22

cross

Figure 11. Auxiliary Signal Timing..........................................................................................................22

Integrated Gigabit Ethernet Controller for PCI Express v Track ID: JATR-1076-21 Rev. 1.2

and T

rise

, V

ovs

, Duty Cycle, and Jitter........................21

period

...............................................21

fall

and Vrb......................................21

uds,

Page 6

TL8111

Datasheet

1. General Description

The Realtek RTL8111 Gigabit Ethernet controller combines a triple-speed IEEE 802.3 compliant Media Access Controller (MAC) with a triple-speed Ethernet transceiver, PCI Express bus controller, and embedded memory. With state-of-the-art DSP technology and mixed-mode signal technology, they offer high-speed transmission over CAT 5 UTP cable or CAT 3 UTP (10Mbps only) cable. Functions such as Crossover Detection & Auto-Correction, polarity correction, adaptive equalization, cross-talk cancellation, echo cancellation, timing recovery, and error correction are implemented to provide robust transmission and reception capability at high speeds.

The device supports the PCI Express 1.0a bus interface for host communications with power management and is compliant with the IEEE 802.3u specification for 10/100Mbps Ethernet and the IEEE 802.3ab specification for 1000Mbps Ethernet. It also supports an auxiliary power auto-detect function, and will auto-configure related bits of the PCI power management registers in PCI configuration space.

Advanced Configuration Power management Interface (ACPI)--power management for modern operating systems that are capable of Operating System-directed Power Management (OSPM)—is also supported to achieve the most efficient power management possible. PCI Message Signaled Interrupt (MSI) is also supported.

In addition to the ACPI feature, remote wake-up (including AMD Magic Packet™, Re-LinkOk, and Microsoft® Wake-up frame) is supported in both ACPI and APM (Advanced Power Management) environments. To support WOL from a deep power down state (e.g., D3cold, i.e. main power is off and only auxiliary exists), the auxiliary power source must be able to provide the needed power for the RTL8111.

The RTL8111 is fully compliant with Microsoft® NDIS5 (IP, TCP, UDP) Checksum and Segmentation Task-offload features, and supports IEEE 802 IP Layer 2 priority encoding and 802.1Q Virtual bridged Local Area Network (VLAN). The above features contribute to lowering CPU utilization, especially benefiting performance when in operation on a network server.

The device features next-generation PCI Express interconnect technology. PCI Express is a high-bandwidth, low pin count, serial, interconnect technology that offers significant improvements in performance over conventional PCI and also maintains software compatibility with existing PCI infrastructure.

The RTL8111 is suitable for multiple market segments and emerging applications, such as desktop, mobile, workstation, server, communications platforms, and embedded applications.

Integrated Gigabit Ethernet Controller for PCI Express 1 Track ID: JATR-1076-21 Rev. 1.2

Page 7

2. Features

RTL8111

Datasheet

 Integrated 10/100/1000 transceiver

 Auto-Negotiation with Next Page

capability

 Supports PCI Express™ 1.0a

 Supports pair swap/polarity/skew

correction

 Crossover Detection & Auto-Correction

 Wake-on-LAN and remote wake-up

support

 Microsoft® NDIS5 Checksum Offload

(IP, TCP, UDP) and Largesend Offload support

 Supports Full Duplex flow control

(IEEE 802.3x)

 Fully compliant with IEEE 802.3,

IEEE 802.3u, IEEE 802.3ab

 Supports IEEE 802.1P Layer 2 Priority

Encoding

 Supports IEEE 802.1Q VLAN tagging

 Serial EEPROM

 Transmit/Receive on-chip buffer

(8KB/16KB) support

 Supports power down/link down power

saving

 Supports PCI Message Signaled

Interrupt (MSI)

 128-pin DHS-QFP package

3. System Applications

 PCI Express™ Gigabit Ethernet on Motherboard, Notebook, or Embedded system

Integrated Gigabit Ethernet Controller for PCI Express 2 Track ID: JATR-1076-21 Rev. 1.2

Page 8

4. Pin Assignments

CKXTAL2

CKXTAL1

GVDD21

GND

AVDD33

VDD18

GND

LED0

GND

LED1

LED2

LED3

TL8111

Datasheet

VDD33

VDD18

GND

NCNCNCNCNC

VCTRL18

GND

RSET

GND

MDIP0

MDIN0

AVDD25

GND

MDIP1

MDIN1

AVDD25

VCTRL25

GND

AVDD33

VCTRL20

GVDD21

GND

MDIP2

MDIN2

AVDD25

GND

MDIP3

MDIN3

AVDD25

GND

VDD18

VDD33

LANWAKEB

PERSTB

GND

108

107

126

125

123

128

127

124

120

122

121

LLLLLLL TXXXV

RTL8111

109

110

111

112

113

114

115

116

117

118

119

106

103

105

104

102

101

100

GND

EESK

EEDI

VDD33

EEDO

EECS

VDD18

GND

VDD18

GND

VDD18

VDD33

GND

ISOLATEB

EGND

NCNCNC

EVDD18

HSIP

HSIN

EGND

VDD18

EVDD18

REFCLK_P

REFCLK_M

HSOP

HSON

GND

VDD18

Figure 1. Pin Assignments

4.1. Lead (Pb)-Free Package Identification

Lead (Pb)-free package is indicated by an “L” in the location marked “T” in Figure 1.

Integrated Gigabit Ethernet Controller for PCI Express 3 Track ID: JATR-1076-21 Rev. 1.2

Page 9

5. Pin Descriptions

The signal type codes below are used in the following tables:

I: Input S/T/S: Sustained Tri-State

O: Output O/D: Open Drain

T/S: Tri-State bi-directional input/output pin

5.1. Power Management/Isolation

Table 1. Power Management/Isolation

Symbol Type Pin No Description

LANWAKEB O/D 36

ISOLATEB I 71

Power Management Event: Open drain, active low. Used to reactivate the PCI Express slot’s main power rails and reference clocks. Isolate Pin: Active low. Used to isolate the RTL8111 from the PCI Express bus. The RTL8111 will not drive its PCI Express outputs (excluding LANWAKEB) and will not sample its PCI Express input as long as the Isolate pin is asserted.

TL8111

Datasheet

5.2. PCI Express Interface

Table 2. PCI Express Interface

Symbol Type Pin No Description

REFCLK_P I 50 REFCLK_N I 51 HSOP O 54 HSON O 55 HSIP I 47 HSIN I 48

PERSTB I 37

PCI Express Differential Reference Clock Source: 100MHz ± 300ppm.

PCI Express Transmit Differential Pair.

PCI Express Receive Differential Pair.

PCI Express Reset Signal: Active low. When the PERSTB is asserted at power-on state, the RTL8111 returns to a pre-defined reset state and is ready for initialization and configuration after the de-assertion of the PERSTB.

5.3. EEPROM

Table 3. EEPROM

Symbol Type Pin No Description

EESK O 75 Serial data clock.

EEDI: Output to serial data input pin of EEPROM. AUX: Input pin to detect if Aux. Power exists or not on initial power-on.

EEDI/AUX O/I 74

EEDO I 72 Input from serial data output pin of EEPROM. EECS O 71 EECS: EEPROM chip select.

This pin should be connected to EEPROM. To support wakeup from ACPI D3cold or APM power-down, this pin must be pulled high to Aux. Power via a resistor. If this pin is not pulled high to Aux. Power, the RTL8111 assumes that no Aux. Power exists.

Integrated Gigabit Ethernet Controller for PCI Express 4 Track ID: JATR-1076-21 Rev. 1.2

Page 10

5.4. Transceiver Interface

Table 4. Transceiver Interface

Symbol Type Pin No Description

MDIP0 I/O 5

MDIN0 I/O

MDIP1 I/O 9

MDIN1 I/O

MDIP2 I/O 18 MDIN2 I/O 19 MDIP3 I/O 22 MDIN3 I/O 23

In M

DI mode, this is the first pair in 1000Base-T, i.e. the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX. In MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive pair in 10Base-T and 100Base-TX. In MDI mode, this is the second pair in 1000Base-T, i.e. the BI_DB+/- pair, and is the transmit pair in 10Base-T and 100Base-TX. In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX. In MDI mode, this is the third pair in 1000Base-T, i.e. the BI_DC+/- pair. In MDI crossover mode, this pair acts as the BI_DD+/- pair. In MDI mode, this is the fourth pair in 1000Base-T, i.e. the BI_DD+/- pair. In MDI crossover mode, this pair acts as the BI_DC+/- pair.

5.5. Clock

RTL8111

Datasheet

Table 5. Clock

Symbol Type Pin No Description

CKXTAL1 I 125 Input of 25MHz clock reference. CKXTAL2 O 126 Output of 25MHz clock reference.

5.6. Regulator & Reference

Table 6. Regulator & Reference

Symbol Type Pin No Description

VCTRL25 O 12 Regulator Control. Voltage control to external 2.5V power transistor. VCTRL20 O 15 Regulator Control. Voltage control to external 2.1V power transistor. VCTRL18 O 1 Regulator Control. Voltage control to external 1.8V power transistor. RSET I 3 Reference. External resistor reference.

Note: Refer to the most updated schematic circuit for correct configuration.

Integrated Gigabit Ethernet Controller for PCI Express 5 Track ID: JATR-1076-21 Rev. 1.2

Page 11

5.7. LEDs

Table 7. LEDs

Symbol Typ e Pin No Description

LED0 O 120 LED1 O 119 LED2 O 118

LED3 O 117

Note 1: During power down mode, the LED signals are logic high. Note 2: LEDS1-0’s initial value comes from the 93C46. If there is no 93C46, the default values = 1, 1.

LEDS1-0 00 01 10 11

LED0 Tx/Rx

LED1 LINK100

LED2 LINK10 FULL Rx FULL

LED3 LINK1000 LINK1000 FULL

LINK10/1000/

ACT

LINK100/100

0/ACT

LINK

5.8. Power & Ground

Table 8. Power & Ground

Symbol Type Pin No Description

VDD33 Power 33, 73, 98, 115 Digital 3.3V power supply.

VDD18 Power

AVDD25 Power 7, 11, 20, 24 Analog 2.5V power supply. GVDD21 Power 16, 128 Analog 2.1V power supply. EVDD18 Power 46, 52, 53 Analog 1.8V power supply. AVDD33 Power 14, 124 Analog 3.3V power supply.

GND Power

EGND Power 49, 56 Analog Ground.

Note: Refer to the most updated schematic circuit for correct configuration.

27, 42, 59, 74, 87, 94,

110, 121

2, 4, 8, 13, 17, 21, 25, 26, 38, 57, 72, 80, 85, 92, 93, 101, 109, 122,

123, 127

Digital 1.8V power supply.

Digital Ground.

TL8111

Datasheet

LINK10/AC

LINK100/

ACT

LINK1000/

ACT

5.9. NC (Not Connected) Pins

Table 9. NC (Not Connected) Pins

Symbol Type Pin No Description

28, 29, 30, 31, 32, 34, 35, 39, 40, 41, 43, 44, 45, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69,

Integrated Gigabit Ethernet Controller for PCI Express 6 Track ID: JATR-1076-21 Rev. 1.2

70, 75, 76, 77, 78, 79, 81, 82, 83, 84, 86, 88, 89, 90, 91, 95, 102, 103, 104, 105, 106, 107,

108, 111, 112, 113, 114, 116

Not Connected.

Page 12

RTL8111

Datasheet

6. Functional Description

6.1. PCI Express Bus Interface

The RTL8111 is compliant with PCI Express Base Specification Revision 1.0a, and runs at a 2.5GHz signaling rate with X1 link width, i.e., one transmit and one receive differential pair. The RTL8111 supports four types of PCI Express messages: interrupt messages, error messages, power management messages, and hot-plug messages. The PCI Express lane polarity reversal and link reversal are also supported to ease PCB layout constraints.

6.1.1. PCI Express Transmitter

The RTL8111’s PCI Express block receives digital data from the Ethernet interface and performs data scrambling with Linear Feedback Shift Register (LFSR) and 8B/10B coding technology into 10-bit code groups. Data scrambling is used to reduce the possibility of electrical resonance on the link, and 8B/10B coding technology is used to benefit embedded clocking, error detection, and DC balance by sacrificing a 25 percent overhead to the system through the addition of 2 extra bits. The data code groups are passed through its serializer for packet framing. The generated 2.5Gbps serial data is transmitted onto the PCB trace to its upstream device via a differential driver.

6.1.2. PCI Express Receiver

The RTL8111’s PCI Express block receives 2.5Gbps serial data from its upstream device to generate parallel data. The receiver’s PLL circuits are resynchronized to maintain bit and symbol lock. Through 8B/10B decoding technology and data descrambling, the original digital data is recovered and passed to the RTL8111’s internal Ethernet MAC to be transmitted onto the Ethernet media.

6.2. LED Functions

The RTL8111 supports 4 LED signals in 4 different configurable operation modes. The following sections describe the various LED actions.

6.2.1. Link Monitor

The Link Monitor senses link integrity, such as LINK10, LINK100, LINK1000, LINK10/100/1000, LINK10/ACT, LINK100/ACT, or LINK1000/ACT. Whenever link status is established, the specific link LED pin is driven low. Once a cable is disconnected, the link LED pin is driven high, indicating that no network connection exists.

Integrated Gigabit Ethernet Controller for PCI Express 7 Track ID: JATR-1076-21 Rev. 1.2

Page 13

Datasheet

6.2.2. Rx LED

In 10/100/1000Mbps mode, blinking of the Rx LED indicates that receive activity is occurring.

Power On

LED = High

TL8111

Receiving

Packet?

Yes

LED = High for 40 ms

LED = Low for 40 ms

Figure 2. Rx LED

6.2.3. Tx LED

In 10/100/1000Mbps mode, blinking of the Tx LED indicates that transmit activity is occurring.

Power On

LED = High

Transmitting

Packet?

Yes

LED = High for 40 ms

LED = Low for 40 ms

Figure 3. Tx LED

Integrated Gigabit Ethernet Controller for PCI Express 8 Track ID: JATR-1076-21 Rev. 1.2

Page 14

RTL8111

Datasheet

6.2.4. Tx/Rx LED

In 10/100/1000Mbps mode, blinking of the Tx/Rx LED indicates that both transmit and receive activity is occurring.

Power On

LED = High

Tx/Rx Packet?

Yes

LED = High for 40 ms

LED = Low for 40 ms

Figure 4. Tx/Rx LED

Integrated Gigabit Ethernet Controller for PCI Express 9 Track ID: JATR-1076-21 Rev. 1.2

Page 15

RTL8111

Datasheet

6.2.5. LINK/ACT LED

In 10/100/1000Mbps mode, blinking of the LINK/ACT LED indicates that the RTL8111 is linked and operating properly. When this LED is high for extended periods, it indicates that a link problem exists.

Power On

LED = High

Link?

Yes

LED = Low

Tx/Rx

Packet?

Yes

LED = High for 40 ms

LED = Low for 40 ms

Figure 5. LINK/ACT LED

Integrated Gigabit Ethernet Controller for PCI Express 10 Track ID: JATR-1076-21 Rev. 1.2

Page 16

RTL8111

Datasheet

6.3. PHY Transceiver

6.3.1. PHY Transmitter

Based on state-of-the-art DSP technology and mixed-mode signal processing technology, the RTL8111 operates at 10/100/1000Mbps over standard CAT.5 UTP cable (100/1000Mbps), and CAT.3 UTP cable (10Mbps).

GMII (1000Mbps) Mode

The RTL8111’s PCS layer receives data bytes from the MAC through the GMII interface and performs the generation of continuous code-groups through 4D-PAM5 coding technology. These code groups are passed through a waveform-shaping filter to minimize EMI effect, and are transmitted onto the 4-pair CAT5 cable at 125MBaud/s through a D/A converter.

MII (100Mbps) Mode

The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 25MHz (TXC), are converted into 5B symbol code through 4B/5B coding technology, then through scrambling and serializing, are converted to 125Mhz NRZ and NRZI signals. After that, the NRZI signals are passed to the MLT3 encoder, then to the D/A converter and transmitted onto the media.

MII (10Mbps) Mode

The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 2.5MHz (TXC), are serialized into 10Mbps serial data. The 10Mbps serial data is converted into a Manchester-encoded data stream and is transmitted onto the media by the D/A converter.

6.3.2. PHY Receiver

GMII (1000Mbps) Mode

Input signals from the media pass through the sophisticated on-chip hybrid circuit to subtract the transmitted signal from the input signal for effective reduction of near-end echo. Afterwards, the received signal is processed with state-of-the-art technology, e.g., adaptive equalization, BLW (Baseline Wander) correction, cross-talk cancellation, echo cancellation, timing recovery, error correction, and 4D-PAM5 decoding. Then, the 8-bit-wide data is recovered and is sent to the GMII interface at a clock speed of 125MHz. The Rx MAC retrieves the packet data from the receive MII/GMII interface and sends it to the Rx Buffer Manager.

MII (100Mbps) Mode

The MLT3 signal is processed with an ADC, equalizer, BLW (Baseline Wander) correction, timing recovery, MLT3 and NRZI decoder, descrambler, 4B/5B decoder, and is then presented to the MII interface in 4-bit-wide nibbles at a clock speed of 25MHz.

MII (10Mbps) Mode

The received differential signal is converted into a Manchester-encoded stream first. Next, the stream is processed with a Manchester decoder and is de-serialized into 4-bit-wide nibbles. The 4-bit nibbles are presented to the MII interface at a clock speed of 2.5MHz.

Integrated Gigabit Ethernet Controller for PCI Express 11 Track ID: JATR-1076-21 Rev. 1.2

Page 17

TL8111

Datasheet

6.4. Next Page

If 1000Base-T mode is advertised, three additional Next Pages are automatically exchanged between the two link partners. Users can set PHY Reg4.15 to 1 to manually exchange extra Next Pages via Reg7 and Reg8 as defined in IEEE 802.3ab.

6.5. EEPROM Interface

The RTL8111 requires the attachment of an external EEPROM. The 93C46/93C56 is a 1K-bit/2K-bit EEPROM. The EEPROM interface permits the RTL8111 to read from, and write data to, an external serial EEPROM device.

Values in the external EEPROM allow default fields in PCI configuration space and I/O space to be overridden following a power-on or software EEPROM auto-load command. The RTL8111 will auto-load values from the EEPROM. If the EEPROM is not present, the RTL8111 initialization uses default values for the appropriate Configuration and Operational Registers. Software can read and write to the EEPROM using bit-bang accesses via the 9346CR Register, or using PCI VPD (Vital Product Data). The interface consists of EESK, EECS, EEDO, and EEDI.

Table 10. EEPROM Interface

EEPROM Description

EECS 93C46/93C56 chip select. EESK EEPROM serial data clock.

Input data bus/Input pin to detect if Aux. Power exists on initial power-on.

EEDI/Aux

EEDO Output data bus.

Integrated Gigabit Ethernet Controller for PCI Express 12 Track ID: JATR-1076-21 Rev. 1.2

Page 18

RTL8111

Datasheet

6.6. Power Management

The RTL8111 is compliant with ACPI (Rev 1.0, 1.0b, 2.0), PCI Power Management (Rev 1.1), PCI Express Active State Power Management (ASPM), and Network Device Class Power Management Reference Specification (V1.0a), such as to support an Operating System-directed Power Management (OSPM) environment.

The RTL8111 can monitor the network for a Wakeup Frame, a Magic Packet, or a Re-LinkOk, and notify the system via a PCI Express Power Management Event (PME) Message, Beacon, or LANWAKEB pin when such a packet or event occurs. Then the system can be restored to a normal state to process incoming jobs.

When the RTL8111 is in power down mode (D1 ~ D3):

• The Rx state machine is stopped. The RTL8111 monitors the network for wakeup events such as a Magic Packet, Wakeup Frame, and/or Re-LinkOk, in order to wake up the system. When in power down mode, the RTL8111 will not reflect the status of any incoming packets in the ISR register and will not receive any packets into the Rx on-chip buffer.

• The on-chip buffer status and packets that have already been received into the Rx on-chip buffer before entering power down mode are held by the RTL8111.

• Transmission is stopped. PCI Express transactions are stopped. The Tx on-chip buffer is held.

• After being restored to D0 state, the RTL8111 transmits data that was not moved into the Tx on-chip

buffer during power down mode. Packets that were not transmitted completely last time are re-transmitted.

The D3cold_support_PME bit (bit15, PMC register) and the Aux_I_b2:0 bits (bit8:6, PMC register) in PCI configuration space depend on the existence of Aux power (bit15, PMC) = 1.

If EEPROM D3cold_support_PME bit (bit15, PMC) = 0, the above 4 bits are all 0’s.

Example:

If EEPROM D3c_support_PME = 1:

• If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC (if EEPROM PMC = C2 F7, then PCI PMC = C2 F7)

• If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the above 4 bits are all 0’s (if EEPROM PMC = C2 F7, then PCI PMC = 02 76)

In the above case, if wakeup support is desired when main power is off, it is suggested that the EEPROM PMC be set to C2 F7 (Realtek EEPROM default value).

If EEPROM D3c_support_PME = 0:

• If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC (if EEPROM PMC = C2 77, then PCI PMC = C2 77)

• If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the above 4 bits are all 0’s (if EEPROM PMC = C2 77, then PCI PMC = 02 76)

Integrated Gigabit Ethernet Controller for PCI Express 13 Track ID: JATR-1076-21 Rev. 1.2

Page 19

TL8111

Datasheet

In the above case, if wakeup support is not desired when main power is off, it is suggested that the EEPROM PMC be set to 02 76.

Link Wakeup occurs only when the following conditions are met:

• The LinkUp bit (CONFIG3#4) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the corresponded wake-up method (message, beacon, or LANWAKEB) can be asserted in the current power state.

Magic Packet Wakeup occurs only when the following conditions are met:

• The destination address of the received Magic Packet is acceptable to the RTL8111, e.g., a broadcast, multicast, or unicast packet addressed to the current RTL8111 adapter.

• The received Magic Packet does not contain a CRC error.

• The Magic bit (CONFIG3#5) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the corresponding

wake-up method (message, beacon, or LANWAKEB) can be asserted in the current power state.

• The Magic Packet pattern matches, i.e. 6 * FFh + MISC (can be none) + 16 * DID (Destination ID) in any part of a valid Ethernet packet.

A Wakeup Frame event occurs only when the following conditions are met:

• The destination address of the received Wakeup Frame is acceptable to the RTL8111, e.g., a broadcast, multicast, or unicast address to the current RTL8111 adapter.

• The received Wakeup Frame does not contain a CRC error.

• The PMEn bit (CONFIG1#0) is set to 1.

• The 16-bit CRCA of the received Wakeup Frame matches the 16-bit CRC of the sample Wakeup Frame

pattern given by the local machine’s OS. Or, the RTL8111 is configured to allow direct packet wakeup, e.g., a broadcast, multicast, or unicast network packet.

Note: 16-bit CRC: The RTL8111 supports two normal wakeup frames (covering 64 mask bytes from offset 0 to 63 of any incoming network packet) and three long wakeup frames (covering 128 mask bytes from offset 0 to 127 of any incoming network packet).

The corresponding wake-up method (message, beacon, or LANWAKEB) is asserted only when the following conditions are met:

• The PMEn bit (bit0, CONFIG1) is set to 1.

• The PME_En bit (bit8, PMCSR) in PCI Configuration Space is set to 1.

• The RTL8111 may assert the corresponding wake-up method (message, beacon, or LANWAKEB) in

the current power state or in isolation state, depending on the PME_Support (bit15-11) setting of the PMC register in PCI Configuration Space.

• A Magic Packet, LinkUp, or Wakeup Frame has been received.

• Writing a 1 to the PME_Status (bit15) of the PMCSR register in the PCI Configuration Space clears

this bit and causes the RTL8111 to stop asserting the corresponding wake-up method (message, beacon, or LANWAKEB) (if enabled).

Integrated Gigabit Ethernet Controller for PCI Express 14 Track ID: JATR-1076-21 Rev. 1.2

Page 20

TL8111

Datasheet

When the RTL8111 is in power down mode, e.g., D1-D3, the IO and MEM accesses to the RTL8111 are disabled. After a PERSTB assertion, the device’s power state is restored to D0 automatically if the original power state was D3 ACPI mode, the device does not support PME (Power Management Enable) from D0 (this is the Realtek default setting of the PMC register auto-loaded from EEPROM). The setting may be changed from the EEPROM, if required.

. There is almost no hardware delay at the device’s power state transition. When in

cold

6.7. Vital Product Data (VPD)

Bit 31 of the Vital Product Data (VPD) capability structure in the RTL8111’s PCI Configuration Space is used to issue VPD read/write commands and is also a flag used to indicate whether the transfer of data between the VPD data register and the 93C46/93C56 has completed or not.

1. Write VPD register: (write data to the 93C46/93C56) Set the flag bit to 1 at the same time the VPD address is written to write VPD data to EEPROM. When the flag bit is reset to 0 by the RTL8111, the VPD data (4 bytes per VPD access) has been transferred from the VPD data register to EEPROM.

2. Read VPD register: (read data from the 93C46/93C56) Reset the flag bit to 0 at the same time the VPD address is written to retrieve VPD data from EEPROM. When the flag bit is set to 1 by the RTL8111, the VPD data (4 bytes per VPD access) has been transferred from EEPROM to the VPD data register.

Note 1: Refer to the PCI 2.2 Specifications for further information.

Note 2: The VPD address must be a DWORD-aligned address as defined in the PCI 2.2 Specifications. VPD data is always consecutive 4-byte data starting from the VPD address specified.

Note 3: Realtek reserves offset 40h to 7Fh in EEPROM mainly for VPD data to be stored.

Note 4: The VPD function of the RTL8111 is designed to be able to access the full range of the 93C46/93C56 EEPROM.

Integrated Gigabit Ethernet Controller for PCI Express 15 Track ID: JATR-1076-21 Rev. 1.2

Page 21

RTL8111

Datasheet

7. Characteristics

7.1. Absolute Maximum Ratings

WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the

device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified.

Table 11. Absolute Maximum Ratings

Symbol Description Minimum Maximum Unit

VDD3, HV1VDD Supply Voltage 3.3V -0.5 4 V V0VDD Supply Voltage 2.5V -0.5 3 V VDD1A, VDD20, LV2VDD VDD1 Supply Voltage 1.8V -0.5 2.3 V DCinput Input Voltage -0.5 Corresponding Supply Voltage + 0.5 V DCoutput Output Voltage -0.5 Corresponding Supply Voltage + 0.5 V Storage Temperature -55 125 °C

* Refer to the most updated schematic circuit for correct configuration.

Supply Voltage V* V

7.2. Recommended Operating Conditions

Table 12. Recommended Operating Conditions

Description Pins Minimum Typi cal Maximum Unit

VDD3, HV1VDD 3.0 3.3 3.6 V

V0VDD 2. 25 2.5 2.75 V

Supply Voltage VDD

Ambient Temperature TA 0 70 °C Maximum Junction Temperature

* Refer to the most updated schematic circuit for correct configuration.

VDD1A, VDD20,

LV2VDD

VDD1 1.71 1.8 1.89 V

125 °C

* V

7.3. Crystal Requirements

Table 13. Crystal Requirements

Symbol Description/Condition Minimum Typi cal Maximum Unit

ref

Stability

ref

Tolerance

ref

Duty Cycle Reference clock input duty cycle. 40 60 %

ref

ESR Equivalent Series Resistance.  DL

Parallel resonant crystal reference frequency, fundamental mode, AT-cut type. Parallel resonant crystal frequency stability, fundamental mode, AT-cut type. Ta=25°C. Parallel resonant crystal frequency tolerance, fundamental mode, AT-cut type. Ta=-20°C ~+70°C.

Load Capacitance. pF

Drive Level. 0.5 mW

25 MHz

-50 +50 ppm

-30 +30 ppm

Integrated Gigabit Ethernet Controller for PCI Express 16 Track ID: JATR-1076-21 Rev. 1.2

Page 22

RTL8111

Datasheet

7.4. Thermal Characteristics

Table 14. Thermal Characteristics

Parameter Minimum Maximum Units

Storage temperature -55 125 °C Operating temperature 0 70 °C

7.5. DC Characteristics

Table 15. DC Characteristics

Symbol Parameter Conditions Minimum Typ ical Maximum Units

VDD3, LV1VDD V0VDD 2.5V Supply Voltage 2.25 2.5 2.75 V VDD1A, LV2VDD, VDD20 VDD1 1.8V Supply Voltage 1.71 1.8 1.89 V

Vo h

Vo l

Vih

Vil

Iin

Icc33

Icc25

Icc21

Icc18

* Refer to the most updated schematic circuit for correct configuration.

3.3V Supply Voltage 3.0 3.3 3.6 V

Supply Voltage* V

Minimum High Level Output Voltage Maximum Low Level Output Voltage Minimum High Level Input Voltage Maximum Low Level Input Voltage

Input Current

Average Operating Supply Current from

3.3V Average Operating Supply Current from

2.5V

Average Operating Supply Current

Average Operating Supply Current from

1.8V

Ioh

= -8mA

Iol= 8mA

Vin = VDD3 or

GND At 1Gbps with heavy network

traffic At 1Gbps with heavy network

traffic

0.9 * VDD3 VDD3 V

0.1 * VDD3 V

0.5 * VDD3 VDD3+0.5 V

-0.5 0.3 * VDD3 V

-1.0 1.0 µA

43 mA

193 mA

287 mA

530 mA

Integrated Gigabit Ethernet Controller for PCI Express 17 Track ID: JATR-1076-21 Rev. 1.2

Page 23

7.6. AC Characteristics

7.6.1. Serial EEPROM Interface Timing

93C46(64*16)/93C56(128*16)

EESK

RTL8111

Datasheet

EECS

EEDI

EEDO

EESK

EECS

EEDI

EEDO

EESK

EECS

EEDI

EEDO

(Read)

High Impedance

(Write)

High Impedance

(Read)

(Program)

110

tcss tdis tdih

tsv

Figure 6. Serial EEPROM Interface Timing

An A2 A0A1

...

An A0

tsk

tskh tskl

tdos tdoh

...

STATUS VALID

tcs

Dn D1 D0

tcs

BUSY READY

twp

tcsh

Table 16. EEPROM Access Timing Parameters

Symbol Parameter EEPROM Type Min. Max. Unit

tcs Minimum CS Low Time 9346 1000 ns

twp Write Cycle Time 9346 10 ms

tsk SK Clock Cycle Time 9346 4 µs

tskh SK High Time 9346 1000 ns

tskl SK Low Time 9346 1000 ns tcss CS Setup Time 9346 200 ns

tcsh CS Hold Time 9346 0 ns

tdis DI Setup Time 9346 400 ns

Integrated Gigabit Ethernet Controller for PCI Express 18 Track ID: JATR-1076-21 Rev. 1.2

Page 24

RTL8111

Datasheet

Symbol Parameter EEPROM Type Min. Max. Unit

tdih DI Hold Time 9346 400 ns tdos DO Setup Time 9346 2000 ns tdoh DO Hold Time 9346 2000 ns

tsv CS to Status Valid 9346 1000 ns

7.7. PCI Express Bus Parameters

7.7.1. Differential Transmitter Parameters

Table 17. Differential Transmitter Parameters

Symbol Parameter Min Ty pica l Max Units

UI V

TX-DIFFp-p

TX-DE-RATIO

TX-EYE

TX-EYE-MEDIAN-

to-MAX-JITTER

, T

TX-RISE

TX-CM-ACp

TX-CM-DCACTIVE-

IDLEDELTA

TX-CM-DCLINE-

DELTA

TX-IDLE-DIFFp

TX-RCV-DETECT

TX-FALL

Electrical Idle Differential Peak Output Voltage 0 20 mV

Unit Interval Differential Peak to Peak Output Voltage 0.800 1.2 V De-Emphasized Differential Output Voltage (Ratio) -3.0 -3.5 -4.0 dB Minimum Tx Eye Width 0.70 UI Maximum time between the jitter median and maximum deviation from the median

D+/D- Tx Output Rise/Fall Time 0.125 UI

RMS AC Peak Common Mode Output Voltage 20 mV Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle Absolute Delta of DC Common Mode Voltage between D+ and D-

The amount of voltage change allowed during Receiver

Detection

TX-DC-CM

TX-SHORT

TX-IDLE-MIN

TX-IDLE- SETTO-IDLE

The TX DC Common Mode Voltage 0 3.6 V

TX Short Circuit Current Limit 90 mA

Minimum time spent in Electrical Idle 50 UI

Maximum time to transition to a valid Electrical Idle

after sending an Electrical Idle ordered set

TX-IDLE-TOTO-

DIFF-DATA

RL RL Z Z L

Differential Return Loss 12 dB

TX-DIFF

Common Mode Return Loss 6 dB

TX-CM

TX-DIFF-DC

TX-DC

TX-SKEW

DC Differential TX Impedance 80 100 120 

Transmitter DC Impedance 40 

Lane-to-Lane Output Skew 500+2

Maximum time to transition to valid TX specifications after leaving an Electrical Idle condition

CTX AC Coupling Capacitor 75 200 nF T

Crosslink Random Timeout 0 1 ms

crosslink

Note 1: Refer to PCI Express Base Specification, rev.1.0a, for correct measurement environment setting of each parameter. Note 2: The data rate can be modulated with an SSC (Spread Spectrum Clock) from +0 to -0.5% of the nominal data rate frequency, at a modulation rate in the range not exceeding 30 kHz – 33 kHz. The +/- 300 ppm requirement still holds, which requires the two communicating ports be modulated such that they never exceed a total of 600 ppm difference.

399.88 400 400.12 ps

0.15 UI

0 100 mV

0 25 mV

600 mV

20 UI

Integrated Gigabit Ethernet Controller for PCI Express 19 Track ID: JATR-1076-21 Rev. 1.2

Page 25

RTL8111

Datasheet

7.7.2. Differential Receiver Parameters

Table 18. Differential Receiver Parameters

Symbol Parameter Min. Typ ical Max. Units

UI Unit Interval 399.88 400 400.12 ps V

RX-DIFFp-p

RX-EYE

RX-EYE-MEDIAN-to -

MAX-JITTER

RX-CM-ACp

RL RL Z

RX-DIFF-DC

RX--DC

RX-HIGH-IMP-DC

RX-IDLE-DET-DIFFp-p

RX-IDLE-DET-

DIFFENTERTIME

RX-SKEW

Differential Return Loss 15 dB

RX-DIFF

RX-CM

DC Differential Input Impedance 80 100 120 

DC Input Impedance 40 50 60 

Total Skew 20 ns

Note: Refer to PCI Express Base Specification, rev.1.0a, for correct measurement environment setting of each parameter.

Differential Input Peak to Peak Voltage 0.175 1.200 V Minimum Receiver Eye Width 0.4 UI Maximum time between the jitter median and maximum

0.3 UI deviation from the median AC Peak Common Mode Input Voltage 150 mV

Common Mode Return Loss 6 dB

Powered Down DC Input Impedance 200 k 

Electrical Idle Detect Threshold 65 175 mV

Unexpected Electrical Idle Enter Detect Threshold

10 ms

Integration Time

7.7.3. REFCLK Parameters

Table 19. REFCLK Parameters

Symbol Parameter 100MHz Input Units

Min Max T

Absolute min. DIF CLK Period 9.872 ns

absmin

rise

fall

h T

rise

 T

fall

Rise/Fall Matching 20 % V

high

Voltage Low (typical 0.0V) -150 mV

low

cross absolute

cross relative

Total  V T

ccjitter

Absolute Crossing Point Voltages 250 550 mV

Relative Crossing Point Voltages Note

Total Variation of V

cross

Cycle to Cycle Jitter 125 ps Duty Cycle 45 55 % V

Maximum Voltage (Overshoot) V

ovs

Minimum Voltage (Undershoot) -0.3 V

uds

Vrb Ringback Voltage 0.2 N/A V

Note 1: Refer to PCI Express Base Specification, rev.1.0a, for correct measurement environment setting of each parameter. Note 2: V

cross relative

Min = 0.5(V must meet the absolute and relative crossing point specifications simultaneously. Note 3: The nominal single-ended swing for each clock is 0 to 0.7V with a nominal frequency of 100MHz ±300 PPM. Note 4: The reference clocks may support spread spectrum clocking. The minimum clock period cannot be violated.

Rise Time 175 700 ps Fall Time 175 700 ps Rise Time Variation 125 ps Fall Time Variation 125 ps

Voltage High (typical 0.71V) 660 850 mV

– 0.710) + 0.250, V

high_avg

over all edges 140 mV

cross

cross relative

Max = 0.5(V

– 0.710) + 0.550. The crossing point

high_avg

Note

+ 0.3 V

high_avg

Integrated Gigabit Ethernet Controller for PCI Express 20 Track ID: JATR-1076-21 Rev. 1.2

Page 26

www.DataSheet4U.com

RTL8111

Datasheet

Figure 7. REFCLK Single-Ended Measurement Points for T

rise

and T

fall

Figure 8. REFCLK Single-Ended Measurement Points for V

ovs

, V

uds,

and V

Figure 9. REFCLK Differential Measurement Points for T

, Duty Cycle, and Jitter

period

Integrated Gigabit Ethernet Controller for PCI Express 21 Track ID: JATR-1076-21 Rev. 1.2

Page 27

RTL8111

Datasheet

Figure 10. REFCLK V

cross

Range

7.7.4. Auxiliary Signal Timing Parameters

Table 20. Auxiliary Signal Timing Parameters

Symbol Parameter Min Max Units

Power stable to PERSTB inactive 100 ms

PVPERL

PERST-CLK

PERST

FAI L

WKRF

REFCLK stable before PERSTB inactive 100 µs

PERSTB active time 100 µs

Power level invalid to PWRGD inactive 500 ns

LANWAKEB rise – fall time 100 ns

3.3 Vaux

Power Stable

Wakeup Event

Power Stable

3.3/12V

PERSTB

Clock Stable Clock Stable

Clock not

Stable

REFCLK

PCI-E Link

Inactive

PVPERL

PERST-CLK

Active

FAIL

Inactive

PERST

Active

Figure 11. Auxiliary Signal Timing

Integrated Gigabit Ethernet Controller for PCI Express 22 Track ID: JATR-1076-21 Rev. 1.2

Page 28

8. Mechanical Dimensions

SEATING

PLANE

RTL8111

Datasheet

SEE DETAIL “A”

DETAIL “F”

GAGE PLANE

SEE DETAIL “F”

DETAIL “A”

BASE

METAL

WITH

PLATING

See the Mechanical Dimensions notes on the next page.

Integrated Gigabit Ethernet Controller for PCI Express 23 Track ID: JATR-1076-21 Rev. 1.2

Page 29

DataSheet4U.com

RTL8111

Datasheet

8.1. Mechanical Dimensions Notes

Symbol Dimensions in inches Dimensions in mm Notes:

Min Typical Max Min Typical Max 1. Dimensions D & E do not include interlead flash.

A - - 0.134 - - 3.40 2. Dimension b does not include dambar rotrusion/intrusion. A1 0.004 0.010 0.036 0.10 0.25 0.91 3. Controlling dimension: Millimeter A2 0.102 0.112 0.122 2.60 2.85 3.10 4. General appearance spec. Should be based on final visual

b 0.005 0.009 0.013 0.12 0.22 0.32 inspection.

c 0.002 0.006 0.010 0.05 0.15 0.25 D 0.541 0.551 0.561 13.75 14.00 14.25 TITLE: 128 DHS-QFP (14x20 mm) PACKAGE OUTLINE E 0.778 0.787 0.797 19.75 20.00 20.25 -CU L/F, FOOTPRINT 3.2 mm

0.010 0.020 0.030 0.25 0.5 0.75 LEADFRAME MATERIAL: HD 0.665 0.677 0.689 16.90 17.20 17.50 APPROVE DOC. NO. HE 0.902 0.913 0.925 22.90 23.20 23.50 VERSION 1.2

L 0.027 0.035 0.043 0.68 0.88 1.08 PAGE

L1 0.053 0.063 0.073 1.35 1.60 1.85 CHECK DWG NO. Q128 - 1

y - - 0.004 - - 0.10 DATE 12 February 2003  0° - 12° 0° - 12°

REALTEK SEMICONDUCTOR CORP.

9. Ordering Information

Table 21. Ordering Information

Part Number Package Status

RTL8111 128-pin DHS-QFP

RTL8111-LF 128-pin DHS-QFP Lead (Pb)-Free

Note: See page 3 for lead (Pb)-free package ID information.

Realtek Semiconductor Corp. Headquarters

No. 2, Industry East Road IX, Science-based Industrial Park, Hsinchu, 300, Taiwan, R.O.C. Tel: 886-3-5780211 Fax: 886-3-5776047 www.realtek.com.tw

Integrated Gigabit Ethernet Controller for PCI Express 24 Track ID: JATR-1076-21 Rev. 1.2

Page 30

Datasheet RTL8111 Datasheet (Realtek) [ru]

Specifications and Main Features

Frequently Asked Questions

User Manual

4.1. Lead (Pb)-Free Package Identification

5.2. PCI Express Interface

5.6. Regulator & Reference

5.8. Power & Ground

5.9. NC (Not Connected) Pins

6.1. PCI Express Bus Interface

6.7. Vital Product Data (VPD)

7.1. Absolute Maximum Ratings

7.2. Recommended Operating Conditions

7.7. PCI Express Bus Parameters

8.1. Mechanical Dimensions Notes