These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the
same chip with standard bipolar transistors (BI-FET
nology). These amplifiers feature low input bias and offset
currents/low offset voltage and offset voltage drift, coupled
with offset adjust which does not degrade drift or
common-mode rejection. The devices are also designed for
high slew rate, wide bandwidth, extremely fast settling time,
low voltage and current noise and a low 1/f noise corner.
™
Tech-
Advantages
n Replace expensive hybrid and module FET op amps
n Rugged JFETs allow blow-out free handling compared
with MOSFET input devices
n Excellent for low noise applications using either high or
low source impedance—very low 1/f corner
n Offset adjust does not degrade drift or common-mode
rejection as in most monolithic amplifiers
n New output stage allows use of large capacitive loads
(5,000 pF) without stability problems
n Internal compensation and large differential input voltage
capability
Applications
n Precision high speed integrators
n Fast D/A and A/D converters
n High impedance buffers
n Wideband, low noise, low drift amplifiers
n Logarithmic amplifiers
n Photocell amplifiers
n Sample and Hold circuits
Common Features
n Low input bias current:30pA
n Low Input Offset Current: 3pA
n High input impedance: 10
n Low input noise current:
n High common-mode rejection ratio: 100 dB
n Large dc voltage gain: 106 dB
12
Ω
Uncommon Features
j
Extremely
fast settling
time to
0.01%
j
Fast slew
rate
j
Wide gain
bandwidth
j
Low input
noise
voltage
LF155/
LF355
2.5520MHz
201212
LF156/
LF356
41.51.5µs
51250V/µs
LF357
=5)
(A
V
Units
Simplified Schematic
DS005646-1
*
3 pF in LF357 series.
BI-FET™, BI-FET II™are trademarks of National Semiconductor Corporation.
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for
availability and specifications.
LF155/6LF356BLF355/6/7
±
±
±
22V
40V
20V
Supply Voltage
Differential Input Voltage
Input Voltage Range (Note 2)
Output Short Circuit DurationContinuousContinuousContinuous
T
Settling Time to 0.01%(Note 7)41.51.5µs
Equivalent Input Noise
Voltage
RS=100Ω
f=100 Hz251515
=1,57.512V/µs
V
=550V/µs
V
2.5520MHz
f=1000 Hz201212
i
n
C
IN
Equivalent Input
Current Noise
f=100 Hz0.010.010.01
f=1000 Hz0.010.010.01
Input Capacitance333pF
Notes for Electrical Characteristics
Note 1: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T
. The maximum available power dissipation at any temperature is Pd=(T
T
A
Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 3: Unless otherwise stated, these test conditions apply:
JMAX−TA
)/θJAor the 25˚C P
, whichever is less.
dMAX
LF155/156LF356BLF355/6/7
Supply Voltage, V
T
A
T
HIGH
and VOS,IBand IOSare measured at VCM=0.
Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5µV/˚C typically) for each mV of adjustment from its original
unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.
Note 5: The input bias currents are junction leakage currents which approximately double for every 10˚C increase in the junction temperature, TJ. Due to limited pro-
duction test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T
if input bias current is to be kept to a minimum.
Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.
Note 7: Settling time is defined here, for a unity gain inverter connection using 2 kΩ resistors for the LF155/6. It is the time required for the error voltage (the voltage
at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF357, A
the feedback resistor from output to input is 2 kΩ and the output step is 10V (See Settling Time Test Circuit).
Note 8: Max. Power Dissipation is defined by the package characteristics. Operatingthe part near the Max. Power Dissipation may cause the part to operateoutside
guaranteed limits.
Pd where θJAis the thermal resistance from junction to ambient. Use of aheat sink is recommended
J=TA+θJA
Typical DC Performance Characteristics Curves are for LF155 and LF156 unless otherwise
specified.
LF155/LF156/LF355/LF356/LF357
V
=−5,
Input Bias Current
Input Bias Current
DS005646-37
Input Bias Current
DS005646-38
Voltage Swing
DS005646-39
www.national.com4
DS005646-40
Page 5
Typical DC Performance Characteristics Curves are for LF155 and LF156 unless otherwise
specified. (Continued)
LF155/LF156/LF355/LF356/LF357
Supply Current
Negative Current Limit
DS005646-41
Supply Current
DS005646-42
Positive Current Limit
Positive Common-Mode
Input Voltage Limit
DS005646-43
DS005646-45
DS005646-44
Negative Common-Mode
Input Voltage Limit
DS005646-46
www.national.com5
Page 6
Typical DC Performance Characteristics Curves are for LF155 and LF156 unless otherwise
specified. (Continued)
Open Loop Voltage Gain
LF155/LF156/LF355/LF356/LF357
DS005646-47
Typical AC Performance Characteristics
Gain Bandwidth
Output Voltage Swing
DS005646-48
Gain Bandwidth
DS005646-49
Normalized Slew Rate
DS005646-51
www.national.com6
DS005646-50
Output Impedance
DS005646-52
Page 7
Typical AC Performance Characteristics (Continued)
LF155/LF156/LF355/LF356/LF357
Output Impedance
DS005646-53
LF156 Small Signal Pulse Response, AV=+1
LF155 Small Signal Pulse Response, AV=+1
DS005646-5
LF155 Large Signal Pulse Response, AV=+1
LF156 Large Signal Puls
Response, A
V
=+1
DS005646-6
DS005646-9
DS005646-8
Inverter Settling Time
DS005646-55
www.national.com7
Page 8
Typical AC Performance Characteristics (Continued)
Inverter Settling Time
LF155/LF156/LF355/LF356/LF357
Bode Plot
DS005646-56
Open Loop Frequency Response
DS005646-57
Bode Plot
Bode Plot
DS005646-58
DS005646-60
DS005646-59
Common-Mode Rejection Ratio
DS005646-61
www.national.com8
Page 9
Typical AC Performance Characteristics (Continued)
LF155/LF156/LF355/LF356/LF357
Power Supply Rejection Ratio
Undistorted Output Voltage Swing
DS005646-62
Power Supply Rejection Ratio
DS005646-63
Equivalent Input Noise Voltage
Equivalent Input Noise
Voltage (Expanded Scale)
DS005646-64
DS005646-65
DS005646-66
www.national.com9
Page 10
Detailed Schematic
LF155/LF156/LF355/LF356/LF357
*
C = 3 pF in LF357 series.
Connection Diagrams
(Top Views)
Metal Can Package (H)
DS005646-14
*
Available per JM38510/11401 or JM38510/11402
Order Number LF155H, LF156H, LF356BH, LF356H, or
LF357H
See NS Package Number H08C
DS005646-13
Dual-In-Line Package (M and N)
DS005646-29
Order Number LF356M, LF356MX, LF355N, or LF356N
See NS Package Number M08A or N08E
www.national.com10
Page 11
Application Hints
These are op amps with JFET input devices. These JFETs
have large reverse breakdown voltages from gate to source
and drain eliminating the need for clamps across the inputs.
Therefore large differential input voltages can easily be accommodated without a large increase in input current. The
maximum differential input voltage is independentof the supply voltages. However, neither of the input voltages should
be allowed to exceed the negative supply as this will cause
large currents to flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input
will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative
common-mode limit on both inputs will force the amplifier
output to a high state. In neither case does a latch occur
since raising the input back within the common-mode range
again puts the input stage and thus the amplifier in a normal
operating mode.
Exceeding the positive common-mode limit on a single input
will not change the phase of the output however, if both inputs exceed the limit, theoutput of the amplifier will beforced
to a high state.
These amplifiers will operate with the common-mode input
voltage equal to the positive supply. In fact, the
common-mode voltage can exceed the positive supply by
approximately 100 mV independent of supply voltage and
over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for
example, in a supply current monitor and/or limiter.
Precautions should be taken to ensure that the power supply
for the integrated circuit never becomes reversed in polarity
LF155/LF156/LF355/LF356/LF357
or that the unit is not inadvertently installed backwards in a
socket as an unlimited current surge through the resulting
forward diode within the IC could cause fusing of the internal
conductors and result in a destroyed unit.
All of the bias currents in these amplifiers areset by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.
As with most amplifiers, care should be taken with lead
dress, component placement and supply decoupling in order
to ensure stability. For example, resistors from the output to
an input should be placed with the body close to the input to
minimize “pickup” and maximize the frequency of the feedback pole by minimizing the capacitance from the input to
ground.
A feedback pole is created when the feedback around any
amplifier is resistive. The parallel resistanceand capacitance
from the input of the device (usually the inverting input) to ac
ground set the frequency of the pole. In many instances the
frequency of this pole is much greater than the expected
3 dB frequency of the closed loop gain and consequently
there is negligible effect on stability margin. However, if the
feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed
from the output to the input of the op amp. The value of the
added capacitor should be such that the RC time constant of
this capacitor and theresistance it parallels is greater than or
equal to the original feedback pole time constant.
Typical Circuit Connections
VOSAdjustment
DS005646-67
VOSis adjusted with a 25k potentiometer
•
The potentiometer wiper is connected to V
•
For potentiometers with temperature coefficient of 100 ppm/˚C or less the additional drift with adjust is ≈ 0.5 µV/˚C/mV of ad-
•
justment
Typical overall drift: 5 µV/˚C±(0.5 µV/˚C/mV of adj.)
•
+
www.national.com11
Page 12
Typical Circuit Connections (Continued)
Driving Capacitive Loads
LF155/LF156/LF355/LF356/LF357
*
LF155/6 R = 5k
LF357 R=1.25k
Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability.
C
L(MAX)
≅ 0.01 µF.
Overshoot ≤ 20%
Settling time (t
For distortion ≤ 1% and a 20 Vp-p V
) ≅ 5µs
s
swing, power bandwidth is: 500 kHz.
OUT
Typical Applications
DS005646-68
LF357. A Large Power BW Amplifier
DS005646-15
Settling Time Test Circuit
DS005646-16
Settling time is tested with the LF155/6 connected as unity gain inverter and LF357 connected for AV=−5
•
FET used to isolate the probe capacitance
•
Output = 10V step
•
AV= −5 for LF357
•
www.national.com12
Page 13
Typical Applications (Continued)
LF155/LF156/LF355/LF356/LF357
LF355
Large Signal Inverter Output, V
LF356
DS005646-17
Low Drift Adjustable Voltage Reference
(from Settling Time Circuit)
OUT
DS005646-18
LF357
DS005646-19
∆ V
•
•
•
•
•
/∆T=±0.002%/˚C
OUT
All resistors and potentiometers should be wire-wound
P1: drift adjust
P2: V
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.