Datasheet IRF9151, IRF9150 Datasheet (Intersil)

5-20

File Number

2280.3

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

IRF9150

-25A, -100V, 0.150 Ohm, P-Channel Power
MOSFET

This P-Channel enhancement mode silicon gate power field
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of
energy in the breakdown avalanchemodeofoperation.Allof
these power MOSFETs are designed for applications such
as switching regulators, switching convertors, motor drivers,
relay drivers, and drivers for high power bipolar switching
transistors requiring high speed and low gate drive power.
These types can be operated directly from integrated
circuits.

Formerly developmental type TA49230.

Features

• -25A, -100V

•r

DS(ON)

= 0.150Ω

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

Symbol

Packaging

JEDEC TO-204AE

Ordering Information

PART NUMBER PACKAGE BRAND

IRF9150 TO-204AE IRF9150

NOTE: When ordering, use the entire part number.

G

D

S

DRAIN
(FLANGE)

SOURCE (PIN 2)

GATE (PIN 1)

Data Sheet February 1999

5-21

Absolute Maximum Ratings T

C

= 25oC, Unless Otherwise Specified

IRF9150 UNITS

Drain to Source Breakdown Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

DS

-100 V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

DGR

-100 V

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

D

TC= 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

D

-25

-18

A
A

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

DM

-100 A

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

GS

±20 V

Maximum Power Dissipation (Figure 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P

D

150 W

Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2 W/oC

Single Pulse Avalanche Energy Rating (Note 4). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E

AS

1300 mJ

Avalanche Current (Repetitive or Nonrepetitive) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

AR

-25 A

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ,T

STG

-55 to 150

o

C

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T

L

300

o

C

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. TJ = 25oC to TJ = 125oC.

Electrical Specifications T

C

= 25oC, Unless Otherwise Specified

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV

DSSID

= -250µA, VGS = 0V, (Figure 10) -100 - - V

Gate Threshold Voltage V

GS(TH)VGS

= VDS, ID = -250µA -2 - -4 V

Zero Gate Voltage Drain Current I

DSS

VDS = Rated BV

DSS

, VGS = 0V - - -25 µA

VDS = 0.8 x Rated BV

DSS

, VGS = 0V TC = 125oC - - -250 µA

On-State Drain Current (Note 2) I

D(ON)VDS

> I

D(ON)

x r

DS(ON)MAX

, VGS = 10V -25 - - A

Gate to Source Leakage Current I

GSS

VGS = ±20V - - ±100 nA

Drain to Source On Resistance (Note 2) r

DS(ON)ID

= -10A, VGS = -10V (Figures 8, 9) - 0.09 0.150 Ω

Forward Transconductance (Note 2) g

fs

VDS = -10V, ID = -12.5 (Figure 12) 4 10 - S

Turn-On Delay Time t

d(ON)VDD

= -50V, ID≈ -25A, RG = 6.8Ω, RL = 2.0Ω, (Fig­ures 17, 18) MOSFET Switching Times are Essen­tially Independent of Operating Temperature

-1624ns

Rise Time t

r

- 110 160 ns

Turn-Off Delay Time t

d(OFF)

- 65 100 ns

Fall Time t

f

-4670ns

Total Gate Charge
(Gate to Source + Gate to Drain)

Q

g(TOT)VGS

= -10V, ID = -25A, VDS = 0.8 x Rated BV

DSS

(Figures 14, 19, 20) Gate Charge is Essentially
Indpendent of Operating Temperature

- 82 120 nC

Gate to Source Charge Q

gs

-14-nC

Gate to Drain “Miller” Charge Q

gd

-42-nC

Input Capacitance C

ISS

VDS = -25V, VGS = 0V, f = 1MHz
(Figure 11)

- 2400 - pF

Output Capacitance C

OSS

- 850 - pF

Reverse Transfer Capacitance C

RSS

- 400 - pF

Internal Drain Inductance L

D

Measured Between the
Contact Screw on the
Flange that is Closer to
Source and Gate Pins and
the Center of Die

Modified MOSFET
Symbol Showing the
Internal Devices
Inductances

- 5.0 - nH

Internal Source Inductance L

S

Measured From the
Source Lead, 6mm
(0.25in) From the Flange
and the Source
Bonding Pad

-13-nH

Thermal Resistance Junction to Case R

θJC

- - 0.83oC/W

Thermal Resistance Junction to Ambient R

θJA

Free Air Operation - - 30

o

C/W

L

S

L

D

G

D

S

IRF9150

5-22

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current I

SD

Modified MOSFET Symbol
Showing the Integral
Reverse P-N Junction
Diode

- - -25 A

Pulse Source to Drain Current
(Note 3)

I

SDM

- - -100 A

Source to Drain Diode Voltage(Note 2) V

SD

TC = 25oC, ISD = 25A, VGS = 0V (Figure 13) - 0.9 1.5 V

Reverse Recovery Time t

rr

TJ = 25oC, ISD = 25A, dISD/dt = 100A/µs - 150 300 ns

Reverse Recovery Charge Q

RR

TJ = 25oC, ISD = 25A, dISD/dt = 100A/µs 0.3 0.7 1.5 µC

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD= 25V, starting TJ= 25oC, L = 3.2mH, RG= 25Ω, peak IAS = 25A See Figures 15, 16.

G

D

S

Typical Performance Curves

Unless Otherwise Specified

FIGURE 1. NORMALIZED POWER DISSIPATION vsCASE

TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

TA, CASE TEMPERATURE (oC)

POWER DISSIPATION MULTIPLIER

0

0 25 50 75 100 150

0.2

0.4

0.6

0.8

1.0

1.2

125

0

50 100

I

D

, DRAIN CURRENT (A)

TC, CASE TEMPERATURE (oC)

150

25 75 125

-25

-20

-15

-10

-5

-30

t1, RECTANGULAR PULSE DURATION (s)

Z

θJC

, NORMALIZED TRANSIENT

THERMAL IMPEDANCE (

o

C/W)

10

-3

10

-2

1

10

-5

10

-4

0.01

0.1

10

10

-1

1

P

DM

NOTES:
DUTY FACTOR: D = t

1/t2

PEAK TJ = PDM x Z

θJC

x R

θJC

+ T

C

t

1

t

2

SINGLE PULSE

0.1

0.02

0.2

0.5

0.01

0.05

IRF9150

5-23

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

FIGURE 8. DRAIN TO SOURCE ON RESISTANCEvsGATE

VOLTAGE AND DRAIN CURRENT

FIGURE 9. NORMALIZED DRAIN TO SOURCEON

RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves

Unless Otherwise Specified (Continued)

VDS, DRAIN TO SOURCE VOLTAGE (V)

10

I

D

, DRAIN CURRENT (A)

100

1

101

10µs

100µs

1ms

10ms
DC

OPERATION IN THIS AREA
IS LIMITED BY r

DS(ON)

100

SINGLE PULSE

T

J

= MAX RATED

T

C

= 25oC

I

D,

DRAIN CURRENT (A)

0 -10 -20 -30 -40

-20

-40

-60

-80

-100

-50

VGS = 10V

VDS, DRAIN TO SOURCE VOLTAGE (V)

0

PULSE DURATION = 80µs

VGS = 9V

VGS = 8V

VGS = 7V
VGS = 6V

VGS = 5V

VGS = 4V

VGS = 12V

VGS = 14V

0

-10

0

-1

-2 -3 -5

-20

-30

I

D

, DRAIN CURRENT (A)

VDS, DRAIN TO SOURCE VOLTAGE (V)

-40

-4

-50
VGS = 10V

PULSE DURATION = 80µs

VGS =7V

VGS =4V

VGS =5V

VGS =6V

VGS =8V

0

-4 -6 -8 -10-2

-0.1

-1.0

-10

I

DS(ON)

, DRAIN TO SOURCE CURRENT (A)

VGS, GATE TO SOURCE VOLTAGE (V)

-100

125oC

25oC

PULSE DURATION = 80µs
V

DS

≤ -50V

-20

-40

-60 -80

r

DS(ON)

, DRAIN TO SOURCE

ID, DRAIN CURRENT (A)

-100

0

VGS= -20V

VGS= -10V

350

300

250

200

150

100

50

0

ON RESISTANCE (Ω)

PULSE DURATION = 80µs

NORMALIZED DRAIN TO SOURCE

2.2

1.4

1.0

0.6

0.2

-40 0 40
T

J

, JUNCTION TEMPERATURE (oC)

120

1.8

80

VGS = 10V, ID = -25A

ON RESISTANCE

IRF9150

5-24

FIGURE 10. NORMALIZED DRAIN TO SOURCEBREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Typical Performance Curves

Unless Otherwise Specified (Continued)

1.25

0.95

0.85

0.75

-40 0 40
T

J

, JUNCTION TEMPERATURE (oC)

NORMALIZED DRAIN TO SOURCE

BREAKDOWN VOLTAGE

80 120 160

1.05

1.15

ID = 250µA

5000

1000

0

0

-20

-50

C, CAPACITANCE (pF)

3000

V

DS

, DRAIN TO SOURCE VOLTAGE (V)

4000

2000

C

ISS

C

OSS

C

RSS

-10

-30 -40

VGS = 0V, f = 1MHz
C

ISS

= CGS + C

GD

C

RSS

= C

GD

C

OSS

≈ C

DS

+ C

GS

ID, DRAIN CURRENT (A)

g

fs

, TRANSCONDUCTANCE (S)

0 -10 -20 -30 -40

3

6

9

12

15

-50

150oC

25oC

PULSE DURATION = 80µs

0

0.3

0.9 1.1 1.5 1.70.5

V

SD

, SOURCE TO DRAIN VOLTAGE (V)

0.7 1.3

0.1

1

10

I

SD

, DRAIN CURRENT (A)

100

25oC

150oC

0

-5

-10

-15

-20

-25
0

VDS = -80V
V

DS

= -50V

V

DS

= -20V

ID = -25A

Q

g(TOT)

, TOTAL GATE CHARGE (nC)

V

GS

, GATE TO SOURCE (V)

20 40 60 80 100 120 140 160 180 200

IRF9150

5-25

Test Circuits and Waveforms

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

FIGURE 19. GATE CHARGE TEST CIRCUIT

FIGURE 20. GATE CHARGE WAVEFORMS

t

P

0.01Ω

L

I

AS

+

-

V

DS

V

DD

R

G

DUT

VARY t

P

TO OBTAIN

REQUIRED PEAK I

AS

0V
V

GS

V

DD

V

DS

BV

DSS

t

P

I

AS

t

AV

0

V

GS

R

L

R

G

DUT

+

-

V

DD

t

d(ON)

t

r

90%

10%

V

DS

90%

t

f

t

d(OFF)

t

OFF

90%

50%

50%

10%

PULSE WIDTH

V

GS

t

ON

10%

0

0

0.3µF

12V

BATTERY

50kΩ

+V

DS

S

DUT

D

G

I

g(REF)

0

(ISOLATED

-V

DS

0.2µF

CURRENT

REGULATOR

I

D

CURRENT

SAMPLING

IG CURRENT

SAMPLING

SUPPLY)

RESISTOR RESISTOR

DUT

Q

g(TOT)

Q

gd

Q

gs

V

DS

0

V

GS

V

DD

0

I

g(REF)

IRF9150

5-26

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold bydescriptiononly. Intersil Corporation reserves the right to make changes incircuitdesign and/or specifications at any time with­out notice. Accordingly , the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]

IRF9150