Datasheet IRF253, IRF252, IRF251, IRF250 Datasheet (Intersil)

IRF250

Data Sheet March 1999

30A, 200V, 0.085 Ohm, N-Channel
Power MOSFET

This N-Channel enhancementmode silicon gate power field
effect transistor is designed, tested and guaranteed to
withstand a specified level of energy in the breakdown
avalanche mode of operation. These MOSFETs are
designed for applications such as switching regulators,
switchingconverters,motordrivers,relaydrivers,anddrivers
for high power bipolar switching transistors requiring high
speed and low gate drive power. They can be operated
directly from integrated circuits.

Formerly developmental type TA09295.

Ordering Information

PART NUMBER PACKAGE BRAND

IRF250 TO-204AE IRF250

NOTE: When ordering, include the entire part number.

File Number

Features

• 30A, 200V

•r

DS(ON)

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

• Related Literature

- TB334 “Guidelines for Soldering Surface Mount

= 0.085Ω

Components to PC Boards”

Symbol

D

G

1825.3

Packaging

DRAIN
(FLANGE)

JEDEC TO-204AE

GATE (PIN 1)

S

TOP VIEW

SOURCE (PIN 2)

1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

IRF250

Absolute Maximum Ratings T

= 25oC, Unless Otherwise Specified

C

IRF250 UNITS

Drain to Source Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

DGR

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .P

DS

D

D
DM
GS

D

200 V
200 V

30 A

19 A
120 A
±20 V
150 W

Linear Derating Factor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2 W/oC

Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .E

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, T

AS

STG

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

L

pkg

910 mJ

-55 to 150

300
260

o

C

o

C

o

C

NOTE:

1. TJ = 25oC to 125oC.

Electrical Specifications T

= 25oC, Unless Otherwise Specified

C

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV
Gate Threshold Voltage V

GS(TH)VGS

Zero Gate Voltage Drain Current I

On State Drain Current (Note 2) I

D(ON)

Gate to Source Leakage Current I
Drain to Source On Resistance (Note 2) r

DS(ON)VGS

Forward Transconductance (Note 2) g
Turn-On Delay Time t

D(ON)

Rise Time t
Turn-Off Delay Time t

D(OFF)

Fall Time t
Total Gate Charge

Q

g(TOT)VGS

(Gate to Source + Gate to Drain)
Gate to Source Charge Q
Gate to Drain “Miller” Charge Q
Input Capacitance C
Output Capacitance C
Reverse-Transfer Capacitance C
Internal Drain Inductance L

Internal Source Inductance L

Thermal Resistance Junction to Case R
Thermal Resistance Junction to Ambient R

DSSVGS

DSS

GSS

fs

r

f

gs
gd

ISS
OSS
RSS

D

S

θJC

θJA

= 0V, ID = 250µA (Figure 10) 200 - - V

= VDS, ID = 250µA 2.0 - 4.0 V
VDS = Rated BV
VDS = 0.8 x Rated BV
VDS> I

D(ON) xrDS(ON)MAX,VGS

, VGS = 0V - - 25 µA

DSS

, VGS = 0V, TJ = 125oC - - 250 µA

DSS

= 10V 30 - - A

VGS = ±20V - - ±100 nA

= 10V, ID = 16A (Figures 8, 9) - 0.07 0.085 Ω
VDS≥ 50V, ID = 16V (Figure 12) 13 19 - S
VDD= 100V, ID≈ 30A, RG = 6.2Ω, RL = 3.2Ω

(Figures 17, 18) MOSFET Switching Times are
Essentially Independent of Operating Temperature

-2030ns

- 120 180 ns

- 70 100 ns

- 80 120 ns

= 10V, ID = 30A, VDS = 0.8 x Rated BV
I

= 1.5mA (Figures 14, 19, 20) Gate Charge is

g(REF)

Essentially Independent of Operating Temperature

DSS

,

- 79 120 nC

-13- nC

-42- nC

VGS = 0V, VDS = 25V, f = 1.0MHz (Figure 11) - 2000 - pF

- 800 - pF

- 300 - pF

Measured between the
ContactScrew onHeader
that is Closer to Source
and Gate Pins and
Center of Die

Measured from the
Source Lead, 6mm
(0.25in) from Header to
Source Bonding Pad

Modified MOSFET
Symbol Showing the
Internal Devices
Inductances

D

L

D

G

L

S

S

- 5.0 - nH

- 12.5 - nH

- - 0.83oC/W

Free Air Operation - - 30

o

C/W

2

IRF250

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current I
Pulse Source to Drain Current (Note 3) I

SD

SDM

Source to Drain Diode Voltage (Note 2) V
Reverse Recovery Time t
Reverse Recovered Charge Q

NOTES:

2. Pulse Test: Pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive Rating: Pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD = 50V, starting TJ = 25oC, L = 1.5mH, RG = 25Ω, peak IAS = 30A. See Figures 15 and 16.

Modified MOSFET
Symbol Showing the
Integral Reverse P-N

D

- - 30 A

- - 120 A

Junction Diode

G

S

TJ = 25oC, ISD= 30A, VGS = 0V (Figure 13) - - 2.0 V

SD

TJ = 25oC, ISD = 30A, dISD/dt = 100A/µs 140 350 630 ns

rr

TJ = 25oC, ISD = 30A, dISD/dt = 100A/µs 1.8 4.7 8.1 µC

RR

Typical Performance Curves

1.2

1.0

0.8

0.6

0.4

0.2

POWER DISSIPATION MULTIPLIER

0

0 50 100 150

TC, CASE TEMPERATURE (oC)

Unless Otherwise Specified

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE

TEMPERATURE

1

0.5

0.2

0.1

0.1

0.05

0.02

10

, THERMAL IMPEDANCE

θJC

Z

10

0.01

-2

-3

-5

10

SINGLE PULSE

-4

10

10

40

32

24

16

DRAIN CURRENT (A)

D,

I

8

0

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

-3

, RECTANGULAR PULSE DURATION (S)

t

1

-2

10

50 75 10025 150

TC, CASE TEMPERATURE (oC)

125

CASE TEMPERATURE

P

DM

t

1

t

t

2

θJC

2

+ T

2

C

NOTES:
DUTY FACTOR: D = t1/t

PEAK T

0.1 1 10

= PDM x Z

J

FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

3

IRF250

Typical Performance Curves

3

10

2

10

10

, DRAIN CURRENT (A)

1

D

I

T

= 25oC

C

TJ = MAX RATED
SINGLE PULSE

0.1

1.0 10
VDS, DRAIN TO SOURCE VOLTAGE (V)

OPERATION IN THIS
REGION IS LIMITED
BY r

DS(ON)

Unless Otherwise Specified (Continued)

50

10ms

100ms

1ms

10ms

DC

2

10

3

10

40

30

20

, DRAIN CURRENT (A)

D

I

10

VGS = 10V

VGS = 7V

VGS = 6V

VGS = 5V

0

20 40 60 800

VDS, DRAIN TO SOURCE VOLTAGE (V)

VGS = 4V

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

50

80µs PULSE TEST

40

30

VGS = 10V

VGS = 8V

VGS = 7V

VGS = 6V

100

V

DS

80µs PULSE TEST

10

≥ 50V

80µs PULSE TEST

100

20

, DRAIN CURRENT (A)

D

I

10

0

123405
VDS, DRAIN TO SOURCE VOLTAGE (V)

VGS = 5V

VGS = 4V

1

, DRAIN TO SOURCE CURRENT (A)

DS(ON)

0.1

I

0246810

TJ = 150oC

VSD, GATE TO SOURCE VOLTAGE (V)

TJ = 25oC

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

0.5

0.4

0.3

0.2

, DRAIN TO SOURCE

ON RESISTANCE (Ω)

DS(ON)

0.1

r

0

80µs PULSE TEST

0

25 50

VGS = 10V

75

ID, DRAIN CURRENT (A)

VGS = 20V

100

125

3.0

2.4

1.8

1.2

0.6

ON RESISTANCE VOLTAGE

NORMALIZED DRAIN TO SOURCE

0

ID = 30A
VGS = 10V

-40 40-60 -20 20 60 80 120 120

0

T

, JUNCTION TEMPERATURE (oC)

J

100

140

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE

VOLTAGE AND DRAIN CURRENT

4

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

IRF250

Typical Performance Curves

1.25
ID = 250µA

1.15

1.05

0.95

BREAKDOWN VOLTAGE

0.85

NORMALIZED DRAIN TO SOURCE

0.75

-40 40-60 -20 20 60 80 120 120

0 100

T

, JUNCTION TEMPERATURE (oC)

J

Unless Otherwise Specified (Continued)

140

FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE

25

V

≥ 50V

DS

80µs PULSE TEST

20

15

10

, TRANSCONDUCTANCE (S)

5

fs

g

0

10 20 30 40050

ID, DRAIN CURRENT (A)

TJ = 25oC

TJ = 150oC

7500

VGS = 0V, f = 1MHz
C

= CGS + C

ISS

C

= C

RSS

6000

C

≈ CDS + C

OSS

4500

3000

C, CAPACITANCE (pF)

1500

0

12 102 5

GD

GD

GD

C

ISS

C

OSS

C

RSS

5

VDS, DRAIN TO SOURCE VOLTAGE (V)

10

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

3

10

5

2

2

10

5

2

10

5

, SOURCE TO DRAIN CURRENT (A)

2

SD

I

1

0 0.5 1.0 1.5 2.5

TJ = 150oC

TJ = 25oC

2.0

VSD, SOURCE TO DRAIN VOLTAGE (V)

2

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

20

ID = 30A

16

12

8

4

, GATE TO SOURCE VOLTAGE (V)

GS

V

0

25 50 75 1000 125

Q

, TOTAL GATE CHARGE (nC)

g(TOT)

VDS = 40V

VDS = 100V

VDS = 160V

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

5

IRF250

Test Circuits and Waveforms

V

DS

t

I

AS

VARY t

TO OBTAIN

P

REQUIRED PEAK I

V

GS

AS

L

R

G

+

V

DD

-

DUT

0V

P

I

AS

0

t

0.01Ω

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

BV

DSS

P

t

AV

V

DS

V

DD

R

G

V

GS

FIGURE 17. SWITCHING TIME TEST CIRCUIT

CURRENT

REGULATOR

12V

BATTERY

0.2µF

50kΩ

0.3µF

t

ON

t

d(ON)

t

V

R

L

+

V

DD

-

DUT

DS

0

V

GS

0

90%

10%

r

10%

50%

PULSE WIDTH

t

d(OFF)

90%

t

OFF

50%

t

f

90%

10%

FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

V

DS

(ISOLATED
SUPPLY)

SAME TYPE
AS DUT

V

DD

Q

g(TOT)

Q

gd

Q

gs

V

GS

G

I

0

g(REF)

IG CURRENT

SAMPLING

RESISTOR RESISTOR

FIGURE 19. GATE CHARGE TEST CIRCUIT

6

D

S

CURRENT

I

D

SAMPLING

DUT

V

DS

0

I

V

DS

g(REF)

0

FIGURE 20. GATE CHARGE WAVEFORMS

IRF250

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only .Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

7

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]