Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM
Features :Description :
GLT7256L08
Mar 2000(REV. 2.0)
∗ 32K x 8-bit organization.
∗ Very high speed – 8,10,12,15 ns.
∗ Low standby power.
Maximum 2mA for GLT7256L08.
∗ Fully static operation
∗ 3.3V±5% power supply.
∗ TTL compatible I/O.
∗ Three state output.
∗ Chip enable for simple memory expansion.
Available in 28 PIN 300 mil SOJ and TSOP
packages.
GLT7256L08 are high performance 256K bit static
random access memories organized as 32K by 8 bits
and operate at a single 3.3 volt supply. Fabricated
with G-Link Technology's very advanced CMOS submicron technology, GLT7256L08 offer a combination
of features: very high speed and very low stand-by
current. In addition, this device also supports easy
memory expansion with an active LOW chip enable
(CE) as well as an active LOW output enable (OE)
and three state outputs.
Pin Configurations :Function Block Diagram :
GLT7256L08
G-Link Technology Corporation
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
G-Link Technology Corporation,Taiwan
2F, No.12, R&D Rd. II, Science-Based Industrial Park,
Hsin Chu, Taiwan, R.O.C.
- 1 -
Page 2
G-LINK
CE
OE
WE
WECEOE
0C to + 70
C
Capacitance
(1)
TA=25°°C,f=1.0MHZ :
Pin Descriptions:
NameFunction
GLT7256L08
Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM
Mar 2000(REV. 2.0)
A0 - A
14
Address Inputs
Chip Enable Input
Output Enable Input
Write Enable Input
I/OO - I/O
V
CC
7
Data Input and Data Output
+3.3V Power Supply
GNDGround
Truth Table:
Mode
Not Selected
XHXHigh Z
I/O Operation
(Power Down)
Output DisabledHLHHigh Z
ReadHLL
WriteLLX
D
D
OUT
IN
V Current
CC
I ,I
CCSBCCSB1
I
CC
I
CC
I
CC
Absolute Maximum Ratings:Operation Range:
RangeTemperature
Commercial
Ambient Temperature
Under Bias...................................-10°C to +80°C
Storage Temperature(plastic)....-55°C to +125°C
Voltage Relative to GND.............-0.5V to + 4.6V
Data Output Current..................................50mA
Power Dissipation......................................1.0W
1. Stresses greater than those listed under ABSOLUTE
MAXIMUM RATING may cause permanent damage to
the device. This is a stress rating only and functional
operation of the device at these or any other conditions
above those indicated in the operational sections of this
specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect reliability.
G-Link Technology Corporation
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
Sym.ParameterConditionsMax. Unit
C
Input Capacitance
IN
C
I/O
Input/Output
Capacitance
G-Link Technology Corporation,Taiwan
2F, No.12, R&D Rd. II, Science-Based Industrial Park,
Hsin Chu, Taiwan, R.O.C.
- 2 -
oo
VIN=0V
V
I/O
=0V
V
CC
3.3V±5%
8
10pFpF
Page 3
G-LINK
CE
CCDR
(1)
Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM
DC Characteristics
Sym.ParameterTest ConditionsMin.Typ
V
V
I
LI
I
LO
V
V
I
CC
I
CCSB
I
CCSB1
Guaranteed Input Low
IL
Voltage
Guaranteed Input High
IH
Voltage
Input Leakage CurrentVCC=Max., VIN=0V to V
Output Leakage Current
Output Low VoltageVCC=Min.,IOL =8mA--0.4V
OL
Output High VoltageVCC=Min., IOH =-4mA2.4--V
OH
Operating Power Supply
Current
Standby Power Supply
Current
Power Down Power
Supply Current
(2)
(2)
CC
VCC=Max.,CE≥V
VCC=Max., CE≤VIL,
I
=0mA., F=F
I/O
VCC=Max., CE≥VIH,
I
=0mA., F=F
I/O
max
max
IH
(3)
(3)
VCC=Max., CE≥VCC.-0.2V,
VIN≥VCC. -0.2V or
-0.3-+0.8V
2.0-VCC+0.3V
-5-5
-5-5
-- -8 -10 -12 -15
--
--2mA
GLT7256L08
Mar 2000(REV. 2.0)
(1)
Max.Unit
110 100 90 90mA
15mA
µA
µA
1. Typical characteristics are at VCC=3.3V, TA=25°C.
2. These are absolute values with repeat to device ground and all overshoots due to system or
tester noise are included.
3. F
MAX
=1/tRC.
Data Retention (L version only)
Sym.ParameterTest ConditionsMin.Typ
V
I
t
CDR
t
R
1. CE≥VDR -0.2V, VIN≥VDR -0.2V or VIN≤0.2V.
2. tRC =Read Cycle Time.
VCC for Data retention
DR
≥VCC -0.2V,
2.0-3.6V
VIN≥VCC -0.2V or VIN≤0.2V
Data Retention CurrentVDR=2.0V30
Chip Deselect to Data
Retention Waveform0--ns
Retention Time
Operating Recovery Timet
RC
(2)
(1)
Max.Unit
--ns
µA
G-Link Technology Corporation
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
G-Link Technology Corporation,Taiwan
2F, No.12, R&D Rd. II, Science-Based Industrial Park,
Hsin Chu, Taiwan, R.O.C.
- 3 -
Page 4
G-LINK
CE
CE
Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM
Low VCC Data Retention Waveform (CE Controlled)
AC Test Conditions
Input Pulse Levels0V to 3.0V
Input Rise and Fall Times
Timing Reference Level
AC Test Loads and Waveforms
3 ns
1.5V
Ω
GLT7256L08
Mar 2000(REV. 2.0)
Ω
Ω
Ω
AC Electrical Characteristics (over the commercial operating range)
Read Cycle
Chip Select to Output Low Z,
Output Enable to Output in Low Z0000
Chip Deselect to Output in High Z,
Output Disable to Output in High Z4050606
Output Hold from Address Change3333
MinMaxMinMaxMinMaxMinMax
3333
4050606
Ω
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
G-Link Technology Corporation
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
G-Link Technology Corporation,Taiwan
2F, No.12, R&D Rd. II, Science-Based Industrial Park,
Hsin Chu, Taiwan, R.O.C.
- 4 -
Page 5
G-LINK
WE
GLT7256L08
Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM
Mar 2000(REV. 2.0)
Switching Waveform (Read Cycle)
READ CYCLE1
READ CYCLE 2
READ CYCL E 3
(1,2,4)
(1,3,4)
(1)
Notes:
1.
2. Device is continuously selected CE≤VIL.
3. Address valid prior to or coincident with CE transition low and/or transition high.
4. OE≤VIL.
5. Transition is measured 200mV from steady state with CL=5pF.
G-Link Technology Corporation
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
is High for READ Cycle.
G-Link Technology Corporation,Taiwan
2F, No.12, R&D Rd. II, Science-Based Industrial Park,
Hsin Chu, Taiwan, R.O.C.
- 5 -
Page 6
G-LINK
Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM
AC Electrical Characteristics (over the commercial operating range)
Write Cycle
-8-10-12-15Parameter
NameParameter
t
t
t
t
t
t
t
WHZ
t
t
t
WC
CW
AS
AW
WP
WR
DW
DH
OW
Write Cycle Time8101215ns
Chip Select to End of Write681012ns
Address Set up Time0000ns
Address Valid to End of Write681012ns
Write Pulse Width681012
Write Recovery Time0000ns
Write to Output in High Z0405060ns
Data to Write Time Overlap568106ns
Data Hold from Write Time0000ns
End of Write to Output Active0000ns
Switching Waveforms(Write Cycle)
WRITE CYCLE 1
(1)
MinMaxMinMaxMinMaxMinMax
GLT7256L08
Mar 2000(REV. 2.0)
Unit
G-Link Technology Corporation
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
G-Link Technology Corporation,Taiwan
2F, No.12, R&D Rd. II, Science-Based Industrial Park,
Hsin Chu, Taiwan, R.O.C.
- 6 -
Page 7
G-LINK
WE
WE
WE
WE
Switching Waveform (Write Cycle)
WRITE CYCLE 2
(1,6)
GLT7256L08
Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM
Mar 2000(REV. 2.0)
Note:
1.
2. The internal write time of the memory is defined by the overlap CE low and WE low. All signals
3. TWR is measured from the earlier of CE or
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to
5. If the CE low transition occurs simultaneously with the
6. OE is continuously low (OE=VIL).
7. D
8. D
9. If CE is low during this period, I/O pins are in the output state. Then the data input signals of
10. Transition is measured ±200mV from steady state with CL=5pF.
11. tCW is measured from CE going low to the end of write.
must be high during address transitions.
must be active to initiate a write and any one signal can terminate a write by going inactive. The
data input setup and hold timing should be referenced to the second transition edge of the
signal that terminates the write.
going high at the end of write cycle.
the outputs must not be applied.
low transitions or after the
transition, outputs remain in a high impedance state.
is the same phase of write data of this write cycle.
OUT
is the read data of next address.
OUT
opposite phase to the outputs must not be applied to them.
G-Link Technology Corporation
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
G-Link Technology Corporation,Taiwan
2F, No.12, R&D Rd. II, Science-Based Industrial Park,
Hsin Chu, Taiwan, R.O.C.
- 7 -
Page 8
G-LINK
Parts Numbers (Top Mark) Definition :
Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM