The 74VHC238 is an advanced high-speed
CMOS 3 TO 8 LINE DECODER fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology.
If the device is enabled, 3 binary select inputs (A,
B, and C) determine which one of the outputs will
go high. If enable in put G1 is held low or either
G2A
or G2B is held high, decoding function is
inhibited and all the 8 outputs go to low.
TSSOPSOP
Table 1: Order Codes
PACKAGET & R
SOP74VHC238MTR
TSSOP74VHC238TTR
Tree enable inpu ts are provided to ease cascade
connection and application of address decoders
for memory systems.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static disc harge, giving
them 2KV ESD immunity and transient excess
voltage.
This logi c di agram has not be used to est i m ate propaga tion delays
2/12
Page 3
74VHC238
Table 4: Absolute Maximum Ratings
SymbolParameterValueUnit
V
V
V
I
I
OK
I
or I
I
CC
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
Table 5: Recommended Operating Conditions
SymbolParameterValueUnit
V
V
V
T
dt/dv
Supply Voltage
CC
DC Input Voltage
I
DC Output Voltage-0.5 to VCC + 0.5
O
DC Input Diode Current
IK
DC Output Diode Current
DC Output Current
O
DC VCC or Ground Current
GND
Storage Temperature
stg
Lead Temperature (10 sec)
L
Supply Voltage
CC
Input Voltage
I
Output Voltage0 to V
O
Operating Temperature
op
Input Rise and Fall Time (note 1) (V
(V
= 3.3 ± 0.3V)
CC
= 5.0 ± 0.5V)
CC
-0.5 to +7.0V
-0.5 to +7.0V
- 20mA
± 20mA
± 25mA
± 75mA
-65 to +150°C
300°C
2 to 5.5V
0 to 5.5V
CC
-55 to 125°C
0 to 100
0 to 20
ns/V
V
V
1) VIN from 30 % t o 70% of V
CC
3/12
Page 4
74VHC238
Table 6: DC Specifications
SymbolParameter
V
V
V
High Level Input
IH
Voltage
V
Low Level Input
IL
Voltage
High Level Output
OH
Voltage
Low Level Output
OL
Voltage
I
Input Leakage
I
Current
I
Quiescent Supply
CC
Current
3.0 to
3.0 to
Test ConditionValue
V
(V)
CC
T
A
Min.Typ. Max.Min.Max. Min. Max.
-40 to 85°C -55 to 125°C
= 25°C
2.01.51.51.5
5.5
0.7V
CC
0.7V
CC
0.7V
CC
2.00.50.50.5
5.5
2.0
3.0
4.5
3.0
4.5
2.0
3.0
4.5
3.0
4.5
0 to
VI = 5.5V or GND
5.5
V
5.5
IO=-50 µA
I
=-50 µA
O
=-50 µA
I
O
=-4 mA
I
O
=-8 mA
I
O
IO=50 µA
=50 µA
I
O
=50 µA
I
O
=4 mA
I
O
=8 mA
I
O
= VCC or GND
I
0.3V
CC
1.92.01.91.9
2.93.02.92.9
4.44.54.44.4
2.582.482.4
3.943.83.7
0.00.10.10.1
0.00.10.10.1
0.00.10.10.1
0.360.440.55
0.360.440.55
± 0.1± 1± 1µA
44040µA
0.3V
CC
0.3V
CC
Unit
V
V
V
V
Table 7: AC Electrical Characteristics (Input t
Test ConditionValue
SymbolParameter
t
Propagation Delay
PLH
t
t
t
t
t
(*) Voltage range is 3.3V ± 0.3V
(**) Volt age range is 5.0V ±
Time
PHL
A, B, C, to Y
Propagation Delay
PLH
Time
PHL
G1 to Y
Propagation Delay
PLH
Time
PHL
G2A
, G2B to Y
0.5V
V
3.3
3.3
5.0
5.0
3.3
3.3
5.0
5.0
3.3
3.3
5.0
5.0
C
CC
(V)
L
(pF)
(*)
158.012.31.014.51.014.5
(*)
5010.515.81.018.01.018.0
(**)
155.58.11.09.51.09.5
(**)
507.010.11.011.51.011.5
(*)
158.112.81.015.01.015.0
(*)
5010.616.31.018.51.018.5
(**)
155.48.11.09.51.09.5
(**)
506.910.11.011.51.011.5
(*)
158.112.31.014.51.014.5
(*)
5010.615.81.018.01.018.0
(**)
155.78.11.09.51.09.5
(**)
507.210.11.011.51.011.5
= tf = 3ns)
r
= 25°C
T
A
-40 to 85°C -55 to 125°C
Min.Typ. Max.Min.Max. Min. Max.
Unit
ns
ns
ns
4/12
Page 5
74VHC238
Table 8: Capacitive Characteristics
Test ConditionValue
= 25°C
SymbolParameter
T
A
Min.Typ. Max.Min.Max. Min. Max.
C
C
Input Capacitance
IN
Power Dissipation
PD
Capacitance
4101010pF
18pF
(note 1)
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (R ef er to Test Circ ui t). Averag e operating current can be obtained by t he following equation. I
Figure 4: Test Circuit
-40 to 85°C -55 to 125°C
= CPD x VCC x fIN + I
CC(opr)
CC
Unit
CL =15/50pF or equivalent (i ncludes jig an d probe capac i tance)
Information fur nished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of s uch inf ormati on nor for a ny infr ing eme nt o f p atent s or o ther ri ghts of third parties wh ich m ay res ult fr om it s us e. No li cens e i s gr an ted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Speci fications mentioned in this publication are subject
to change wi thout notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners