Datasheet 74VCX162374TTR Datasheet (SGS Thomson Microelectronics)

1/12February 2003

■ 3.6V TOLERANT INPUTS AND OUTPUTS

■ HIGH SPEED :

t

PD

= 3.4 ns (MAX.) at VCC=3.0to3.6V

t

PD

= 4.8 ns (MAX.) at VCC=2.3to2.7V

t

PD

= 6.0 ns (MAX.) at VCC=1.8V

■ POWER DOWN PROTECTION ON INPUTS

AND OUTPUTS

■ SYMMETRICAL OUTPUT IMPEDANCE:

|I

OH

|=IOL= 12mA (MIN) at VCC=3.0V

|I

OH

|=IOL=8mA(MIN)atVCC=2.3V

|I

OH

|=IOL=4mA(MIN)atVCC=1.8V

■ 26Ω SERIE RESISTORS IN OUTPUTS

■ OPERATING VOLTAGE RANGE:

V

CC

(OPR) = 1.8V to 3.6V

■ PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 162374

■ LATCH-UP PERFORMANCE EXCEEDS

300mA (JESD 17)

■ ESD PERFORMANCE:

HBM > 2000V (MIL STD 883 method 3015);
MM > 200V

DESCRIPTION

The 74VCX162374 is a low voltage CMOS 16 BIT
D-TYPE FLIP-FLOP with 3 STATE OUTPUTS
NON INVERTING fabricated with sub-micron
silicon gate and five-layer metal wiring C

2

MOS
technology. It is ideal for low power and very high
speed 1.8 to 3.6V applications; it can be interfac ed
to 3.6V signal environment for both inputs and
outputs.
These 16 bit D-TYPE flip-flops are controlled by
two clock inputs (nCK) and two output enable
inputs (nOE

).
Onthepositivetransitionofthe(nCK),thenQ
outputs wi ll be s et to the logic state that were
setup at the nD inputs.
While the (nOE

) input is low, the 8 outputs (nQ)
will be in a normal state (HIGH or LOW logic lev el)
and while high level the outputs w ill be in a high
impedance state.
Any output control does not aff ec t the internal
operation of flip flops; that is, the old data can be
retained or the new data can be entered even
while the outputs are off.

74VCX162374

LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP (3-STATE)

WITH 3.6V TOLERANT INPUTS AND OUTP UT S

ORDER CODES

PACKAGE TUBE T & R

TSSOP 74VCX162374TTR

TSSOP

PIN CO NNE CTION

74VCX162374

2/12

The device circuits is including 26Ω series
resistance in the outputs. These resistors permit
to reduce line noise in high speed applications.

All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.

INPUT AND OUTPUT EQUIVALENT CIRCUIT

PIN DESCRIPTION

TRUTH TABLE

X : Don‘t Care
Z : High Impedance

IEC LOGIC SYMBOLS

PIN No SYMBOL NAME AND FUNCTION

1 1OE

3 State Output Enable
Input (Active LOW)

2, 3,5,6,8,9,

11, 12

1Q0 to 1Q7 3-State Outputs

13,14,16,17,

19, 20, 22, 23

2Q0 to 2Q7 3-State Outputs

24 2OE

3 State Output Enable
Input (Active LOW)

25 2CK Clock Input

36,35,33,32,

30, 29, 27, 26

2D0 to 2D7 Data Inputs

47,46,44,43,

41, 40, 38, 37

1D0 to 1D7 Data Inputs

48 1CK Clock Input

4, 10, 15, 21,
28, 34, 39, 45

GND Ground (0V)

7, 18, 31, 42 V

CC

Positive Supply Voltage

INPUTS OUTPUT

OE

CK D Q

HXX Z

L X NO CHANGE*
LLL
LHH

74VCX162374

3/12

LOGIC DIAGRAM

This logic diagram has not to be used to estimate propagation delays

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied

1) I

O

absolute maximum rating must be observed

2) VO<GND,VO>V

CC

RECOMMENDED OPERATING CONDITIONS

1) VINfrom0.8V to 2Vat VCC=3.0V

Symbol Parameter Value Unit

V

CC

Supply Voltage

-0.5 to +4.6 V

V

I

DC Input Voltage

-0.5 to +4.6 V

V

O

DC Output Voltage (OFF State)

-0.5 to +4.6 V

V

O

DC Output Voltage (High or Low State) (note 1) -0.5 to VCC+ 0.5

V

I

IK

DC Input Diode Current

-50 mA

I

OK

DC Output Diode Current (note 2)

-50 mA

I

O

DC Output Current

± 50 mA

I

CC

or I

GND

DC VCCor Ground Current per Supply Pin

± 100 mA

P

D

Power Dissipation

400 mW

T

stg

Storage Temperature

-65 to +150 °C

T

L

Lead Temperature (10 sec)

300 °C

Symbol Parameter Value Unit

V

CC

Supply Voltage

1.8 to 3.6 V

V

I

Input Voltage

-0.3 to 3.6 V

V

O

Output Voltage (OFF State)

0 to 3.6 V

V

O

Output Voltage (High or Low State) 0 to V

CC

V

I

OH,IOL

High or Low Level Output Current (VCC= 3.0 to 3.6V)

± 12 mA

I

OH,IOL

High or Low Level Output Current (VCC= 2.3 to 2.7V)

± 8mA

I

OH,IOL

High or Low Level Output Current (VCC= 1.8V)

± 4mA

T

op

Operating Temperature

-55 to 125 °C

dt/dv Input Rise and Fall Time (note 1) 0 to 10 ns/V

74VCX162374

4/12

DC SPECIFICATIONS (2.7V < VCC< 3.6V unless otherwise specified)

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

-40to85°C -55to125°C

Min. Max. Min. Max.

V

IH

High Level Input
Voltage

2.7to3.6

2.0 2.0
V

V

IL

Low Level Input
Voltage

0.8 0.8

V

OH

High Level Output
Voltage

2.7to3.6

IO=-100 µAVCC-0.2 VCC-0.2

V

2.7

I

O

=-6 mA

2.2 2.2

3.0

I

O

=-8 mA

2.4 2.4

I

O

=-12 mA

2.2 2.2

V

OL

Low Level Output
Voltage

2.7to3.6

IO=100 µA

0.2 0.2
V

2.7

I

O

=6 mA

0.4 0.4

3.0

I

O

=8 mA

0.55 0.55

I

O

=12 mA

0.8 0.8

I

I

Input Leakage
Current

2.7to3.6

V

I

= 0 to 3.6V

± 5 ± 5 µA

I

off

Power Off Leakage
Current

0

V

I

or VO= 0 to 3.6V

10 10 µA

I

OZ

High Impedance
Output Leakage
Current

2.7to3.6

V

I=VIH

or V

IL

VO= 0 to 3.6V

± 10 ± 10 µA

I

CC

Quiescent Supply
Current

2.7to3.6

VI=VCCor GND

20 20

µA

V

I

or VO=VCCto

3.6V

± 20 ± 20

∆I

CC

ICCincr. per Input

2.7to3.6

VIH=VCC-0.6V

750 750 µA

74VCX162374

5/12

DC SPECIFICATIONS (2.3V < VCC< 2.7V unless otherwise specified)

DC SPECIFICATIONS (1.8V <

VCC< 2.3V unless otherwise specified)

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

-40to85°C -55to125°C

Min. Max. Min. Max.

V

IH

High Level Input
Voltage

2.3to2.7

1.6 1.6
V

V

IL

Low Level Input
Voltage

0.7 0.7

V

OH

High Level Output
Voltage

2.3to2.7

IO=-100 µAVCC-0.2 VCC-0.2

V

2.3

I

O

=-4 mA

2.0 2.0

I

O

=-6 mA

1.8 1.8

I

O

=-8 mA

1.7 1.7

V

OL

Low Level Output
Voltage

2.3to2.7

IO=100 µA

0.2 0.2
V

2.3

I

O

=6 mA

0.4 0.4

I

O

=8 mA

0.6 0.6

I

I

Input Leakage
Current

2.3to2.7

V

I

= 0 to 3.6V

± 5 ± 5 µA

I

off

Power Off Leakage
Current

0

V

I

or VO= 0 to 3.6V

10 10 µA

I

OZ

High Impedance
Output Leakage
Current

2.3to2.7

V

I=VIH

or V

IL

VO= 0 to 3.6V

± 10 ± 10 µA

I

CC

Quiescent Supply
Current

2.3to2.7

VI=VCCor GND

20 20

µA

V

I

or VO=VCCto

3.6V

± 20 ± 20

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

-40to85°C -55to125°C

Min. Max. Min. Max.

V

IH

High Level Input
Voltage

1.8to2.3

0.7 VCC 0.7 VCC V

V

IL

Low Level Input
Voltage

0.2 VCC 0.2 VCC V

V

OH

High Level Output
Voltage

1.8

IO=-100 µAVCC-0.2 VCC-0.2

V

I

O

=-4 mA

1.4 1.4

V

OL

Low Level Output
Voltage

1.8

IO=100 µA

0.2 0.2
V

I

O

=4 mA

0.3 0.3

I

I

Input Leakage
Current

1.8

V

I

= 0 to 3.6V

± 5 ± 5 µA

I

off

Power Off Leakage
Current

0

V

I

or VO= 0 to 3.6V

10 10 µA

I

OZ

High Impedance
Output Leakage
Current

1.8

V

I=VIH

or V

IL

VO= 0 to 3.6V

± 10 ± 10 µA

I

CC

Quiescent Supply
Current

1.8

VI=VCCor GND

20 20

µA

V

I

or VO=VCCto

3.6V

± 20 ± 20

74VCX162374

6/12

DYNAMIC SWITCHING CHARA CTERISTICS (Ta= 25°C, Input tr=tf= 2.0ns, CL= 30pF, RL= 500Ω)

1) Number ofoutputsdefined as"n". Measuredwith"n-1"outputsswitchingfromHIGH toLOW or LOWto HIGH. The remaining outputis
measured in the LOW state.

2) Number ofoutputsdefined as"n". Measuredwith"n-1"outputsswitchingfromHIGH toLOW or LOWto HIGH. The remaining outputis
measured in the HIGH state.

3) Parameters guaranteed by design.

AC ELECTRICAL C HARACTERISTICS (CL= 30pF, RL= 500Ω, Input tr=tf= 2.0ns)

1) Skew isdefined as theabsolutevalue ofthe difference between the actual propagation delay for anytwooutputs of thesamedeviceswitch­ing in the same direction, either HIGH or LOW (t

OSLH

=|t

PLHm-tPLHn

|, t

OSHL

=|t

PHLm-tPHLn

|)

2) Parameter guaranteed by design

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

T

A

=25°C

Min. Typ. Max.

V

OLP

Dynamic Low Voltage Quiet
Output (note 1, 3)

1.8
V

IL

=0V

V

IH=VCC

0.15
V2.5 0.25

3.3 0.35

V

OLV

Dynamic Low Voltage Quiet
Output (note 1, 3)

1.8
V

IL

=0V

V

IH=VCC

-0.15
V2.5 -0.25

3.3 -0.35

V

OHV

Dynamic High Voltage Quiet
Output (note 2, 3)

1.8
V

IL

=0V

V

IH=VCC

1.55
V2.5 2.05

3.3 2.65

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

-40 to 85 °C -55 to 125 °C

Min. Max. Min. Max.

t

PLHtPHL

Propagation Delay
Time CK to Qn

1.8 1.5 6.0 1.5 7.2
ns2.3 to 2.7 1.0 4.8 1.0 6.0

3.0 to 3.6 0.8 3.4 0.8 4.3

t

PZLtPZH

Output Enable Time 1.8 1.5 7.6 1.5 9.0

ns2.3 to 2.7 1.0 5.4 1.0 6.8

3.0 to 3.6 0.8 3.9 0.8 5.2

t

PLZtPHZ

Output Disable Time 1.8 1.5 5.3 1.5 6.0

ns2.3 to 2.7 1.0 4.4 1.0 5.4

3.0 to 3.6 0.8 4.0 0.8 5.2

t

s

Setup TIme, HIGH or
LOW level Dn to CK

1.8 1.0 1.0
ns2.3 to 2.7 1.0 1.0

3.0 to 3.6 1.0 1.0

t

h

Hold Time High or
LOW level Dn to CK

1.8 3.0 3.0
ns2.3 to 2.7 1.5 1.5

3.0 to 3.6 1.5 1.5

t

w

CK Pulse Width,
HIGH

1.8 2.5 2.5
ns2.3 to 2.7 1.5 1.5

3.0 to 3.6 1.5 1.5

f

MAX

Clock Pulse
Frequency

1.8 125 110

MHz2.3 to 2.7 200 190

3.0 to 3.6 250 235

t

OSLHtOSHL

Output To Output
Skew Time (note1, 2)

1.8 0.5 0.5
ns2.3 to 2.7 0.5 0.5

3.0 to 3.6 0.5 0.5

74VCX162374

7/12

CAPACITIVE CHARACTERISTICS

1) CPDis defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I

CC(opr)=CPDxVCCxfIN+ICC

/16 (per

circuit)

TEST CIRCUIT

CL= 30 pF or equivalent (includes jig and probe capacitance)
R

L

=R1=500Ω or equivalent

R

T=ZOUT

of pulse generator (typically 50Ω)

WAVEFORM SYMBOL VALUES

Symbol Parameter

Test Condition Value

Unit

V

CC

(V)

T

A

=25°C

Min. Typ. Max.

C

IN

Input Capacitance

1.8, 2.5 or 3.3

VIN= 0 or V

CC

6pF

C

OUT

Output Capacitance

1.8, 2.5 or 3.3

VIN= 0 or V

CC

7pF

C

PD

Power Dissipation Capacitance
(note 1)

1.8, 2.5 or 3.3 fIN= 10MHz
V

IN

= 0 or V

CC

20 pF

TEST SWITCH

t

PLH,tPHL

Open

t

PZL,tPLZ(VCC

= 3.0 to 3.6V)

6V

t

PZL,tPLZ(VCC

= 2.3 to 2.7V or 1.8V) 2V

CC

t

PZH,tPHZ

GND

Symbol

V

CC

3.0 to3.6V 2.3 to 2.7V 1.8V

V

IH

2.7V

V

CC

V

CC

V

M

1.5V

V

CC

/2 VCC/2

V

X

VOL+ 0.3V VOL+ 0.15V VOL+ 0.15V

V

Y

VOH- 0.3V VOH- 0.15V VOH- 0.15V

74VCX162374

8/12

WAVEFORM 1 : nCK TO Qn PROPAGATION DELAYS, nCK MAXIMUM FREQUENCY, Dn TO nCK
SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)

WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)

74VCX162374

9/12

WAVEFORM 3 : nCK MINIMUM PULSE WIDTH (f=1MHz; 50% duty cycle)

74VCX162374

10/12

DIM.

mm. inch

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.006

A2 0.9 0.035

b 0.17 0.27 0.0067 0.011

c 0.09 0.20 0.0035 0.0079

D 12.4 12.6 0.488 0.496

E 8.1 BSC 0.318 BSC

E1 6.0 6.2 0.236 0. 244

e 0 .5 BSC 0.0197 BSC

K0˚ 8˚0˚ 8˚

L 0.50 0.75 0. 020 0.030

TSSOP48 MECHANICAL DATA

c

E

b

A2

A

E1

D

1

PIN 1 IDENTIFICATION

A1

L

K

e

7065588C

74VCX162374

11/12

DIM.

mm. inch

MIN. TYP MAX. MIN. TYP. MAX.

A 330 12.992
C 12.8 13.2 0.504 0.519
D 20.2 0.795
N 60 2.362

T 30.4 1.197

Ao 8.7 8.9 0.343 0.350
Bo 13.1 13.3 0.516 0.524
Ko 1.5 1.7 0.059 0.067
Po 3.9 4.1 0.153 0.161

P 11.9 12.1 0.468 0.476

Tape & Reel TSSOP48 MECHANICAL DATA

74VCX162374

12/12

Information furnished is believed to be accurate and reliable. However, STMicroelectro nics assumes no responsibility for the
consequences of use o f suc h inf ormat ion n or f or an y infr ingeme nt of paten ts or oth er ri gh ts of third part ies whic h may resul t f rom
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco

Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com