Datasheet 74LVXC4245 Datasheet (ST)

74LVXC4245

OCTAL DUAL SUPPLY BUS TRANSCEIVER

■ HIGH SPEED:

t

= 6.5ns (MAX.) at

PD

V

= 5.0V, V

CCA

■ LOW POWER DISSIPATION:

I

= I

CCA

■ LOW NOISE: V

V

CCA

■ SYMMETRICAL OUTPUT IMPEDANCE:

| = IOL = 24mA (MIN)

|I

OH

■ BALANCED PROPAGATION DELAYS:

≅ t

t

PLH

■ OPERATING VOLT AG E R AN GE:

V

CCA

V

CCB

= 5µA(MAX.) at TA=25°C

CCB

=5.0V V

PHL

(OPR) = 4.5V to 5.5V (1.2V Data Retention) (OPR) = 2.7V to 5.5V (1.2V Data Retention)

= 5.0V

CCB

=0.3V (TYP.) at

OLP

=3.3V

CCB

PIN AND FUNCTION COMPATIBLE WITH 74 SERIES C4245

■ IMPROVED LATCH-UP I MMUN ITY

DESCRIPTION

The 74LVXC4245 is a dual supply 8 bit configurable low voltage CMOS OCTAL BUS TRANSCEIVER fabricated with sub-micron silicon gate and double-layer metal wiring C

2

MOS technology. Designed for use as an interface between a 5V bus and a 3.3V to 5V bus in a mixed 5V/3.3V supply systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

TSSOPSOP

Table 1: Order Codes

PACKAGE T & R

SOP 74LVXC4245MTR

TSSOP 74LVXC4245TTR

This IC is intended for two-way asynchronous communication between data buses and the direction of data transmission is determined by DIR input. The enable input G

can be used to disable the device so that the buses are effectively isolated. The A-port interfaces with the 5V bus, the B-port with the 3.3V to 5V bus. All inputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

Figure 1: Pin Connection And IEC Logic Symbols

Rev. 4

1/14August 2004

74LVXC4245

Figure 2: Input And Output Equivalent Circuit Table 2: Pin Description

PIN N° SYMBOL NAME AND FUNCTION

2 DIR Directional Control

3, 4, 5, 6, 7,

8, 9, 10

21, 20, 19, 18, 17, 16,

15, 14

22 G

11, 12, 13 GND Ground (0V)

23 NC Not Connected

1V

24 V

Table 3: Truth Tab l e

A1 to A8 Data Inputs/Outputs

B1 to B8 Data Inputs/Outputs

Output Enable Input

CCA CCB

Positive Supply Voltage Positive Supply Voltage

INPUTS FUNCTION

OUTPUT

G

DIR A BUS B BUS

L L OUTPUT INPUT A = B L H INPUT OUTPUT B = A

HXZZZ

X : Don’t Care Z : High Impedance

Table 4: Absolute maximum ratings

Symbol Parameter Value Unit

V

CCA

V

CCB

V

I/OA

V

I/OB

I

OK

I

OA

I

OB

I

CCA

I

CCB

P

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

Supply Voltage Supply Voltage DC Input Voltage -0.5 to V

I

DC I/O Voltage -0.5 to V DC I/O Voltage -0.5 to V DC Input Diode Current

IK

DC Output Diode Current DC Output Current DC Output Current DC VCC or Ground Current DC VCC or Ground Current Power Dissipation

d

Storage Temperature

stg

Lead Temperature (10 sec)

L

-0.5 to +7.0 V

-0.5 to +7.0 V + 0.5

CCA

+ 0.5

CCA

+ 0.5

CCB

± 20 mA ± 50 mA ± 50 mA

± 50 mA ± 200 mA ± 100 mA

180 mW

-65 to +150 °C 300 °C

V V V

2/14

74LVXC4245

Table 5: Recommended Operating Conditions

Symbol Parameter Value Unit

V

CCA

V

CCB

V

I/OA

V

I/OB

T

dt/dv Input Rise and Fall Time (note 2) 0 to 10 ns/V

Supply Voltage (note 1) Supply Voltage (note 1) Input Voltage 0 to V

I

I/O Voltage 0 to V I/O Voltage 0 to V Operating Temperature

op

4.5 to 5.5 V

2.7 to 5.5 V

CCA CCA CCB

-40 to 85 °C

V V V

1) VIN from 30 % t o 70% of V

2) V

= 4.5 to 5.5V; V

CCA

CC

= 2.7 to 3.6V;

CCB

Table 6: DC Specifications For V

Test Condition Value

Symbol Parameter

V

High Level Input

IHA

Voltage

V

Low Level Input

ILA

Voltage

V

High Level

OHA

Output Voltage Low Level Output

OLA

Voltage Input Leakage

I

IA

Current

I

High Impedance

OZA

Output Leakage Current

I

CCtAF

Qui esce nt Su pply

CCtA

Current

Quiescent V Supply Current

as B Port Floats

∆I

Maximum

CCtA

Qui esce nt Su pply Current / Input (An, DIR, G

CCA

)

V

CCA

(V)

4.5 2.7 2.0 2.0 2.0

5.5 5.5 2.0 2.0 2.0

4.5 2.7 0.8 0.8 0.8

5.5 5.5 0.8 0.8 0.8

4.5 3.0

5.5 3.6

5.5 3.6 V

5.5 3.6 VIA = V

5.5 Open VIA = V

5.5 5.5 V

CCB

CCA

I

= VCC or GND

V

I

= V

IA

VIB = V

V

I/OA

VIB = V

GND G

VIB = Open = V

IA

V

=-100 µA

O

=-24 mA

I

O

IO=100 µA

I

=24 mA

O

or V

IHA

or V

IHB

= V

CCA

GND

CCA

GND

CCB

GND

CCA

= DIR =

V

CCA

- 2.1V

CCA

= V

IB

CCB

GND

= 25 °C

T

A

-40 to 85 °C -55 to 125°C

Min. Typ. Max. Min. Max. Min. Max.

4.4 4.5 4.4 4.4

3.86 3.76 3.76 0 0.1 0.1 0.1

0.36 0.44 0.44

± 0.1 ± 1 ± 1 µA

ILA ILB

± 0.5 ± 5 ± 5 µA

or

55050µA

or

55050µA

1.35 1.5 1.5 mA

or

Unit

V4.5 3.6 2.0 2.0 2.0

V4.5 3.6 0.8 0.8 0.8

V

3/14

74LVXC4245

Table 7: DC Specifications For V

Test Condition Value

Symbol Parameter

V

High Level Input

IHB

Voltage

V

Low Level Input

ILB

Voltage

V

High Level

OHB

Output Voltage

Low Level Output

OLB

Voltage

Input Leakage

I

IB

Current

I

High Impedance

OZB

Output Leakage Current

I

∆I

Qui esce nt Su pply

CCtB

Current

Maximum

CCtB

Qui esce nt Su pply Current / Input

V

CCA

(V)

4.5 2.7 2.0 2.0 2.0

4.5 5.5 3.85 3.85 3.85

4.5 2.7 0.8 0.8 0.8

4.5 5.5 1.65 1.65 1.65

4.5 3.0

4.5 2.7

4.5 4.5

4.5 3.0

4.5 2.7

4.5 4.5

5.5 5.5

5.5 5.5 V

5.5 5.5 VIA = V

5.5 3.6 VIA = V

CCB

I

O

I

O

I

O

I

O

I

O

I

O

IO=100 µA

I

O

I

O

I

O

I

O

= V

V

I

= V

IA

V

I/Ob

VIB = V

=-100 µA

=-12 mA =-24 mA =-12 mA =-24 mA =-24 mA

=24 mA =12 mA =24 mA =24 mA

or GND

CCA

or V

IHA

= V

CCb

GND

CCA

GND

CCB

GND

CCA

GND

- 0.6V

CCB

= 25 °C

T

A

-40 to 85 °C -55 to 125°C

Min. Typ. Max. Min. Max. Min. Max.

2.9 3.0 2.9 2.9

2.56 2.85 2.46 2.46

2.35 2.65 2.25 2.25

2.3 2.5 2.2 2.2

2.1 2.3 2.0 2.0

3.86 4.25 3.76 3.76

0.0 0.1 0.1 0.1

0.21 0.36 0.44 0.44

0.11 0.36 0.44 0.44

0.22 0.42 0.50 0.50

0.18 0.36 0.44 0.44 ± 0.1 ± 1 ± 1 µA

ILA

± 0.5 ± 5 ± 5 µA

or

55050µA

or

0.35 0.5 0.5 mA

Unit

V4.5 3.6 2.0 2.0 2.0

V4.5 3.6 0.8 0.8 0.8

V

4/14

Table 8: Dynamic Switching Characteristics

Test Condition Value

Symbol Parameter

V

OLPA

Dynamic Low Level Quiet Output (note 1, 2)

V

OLPB

Dynamic Low Level Quiet Output (note 1, 2)

IHDA

Dynamic High Voltage Input

V

(note 1, 3)

V

ILDA

Dynamic Low Voltage Input (note 1, 3)

IHDB

Dynamic High Voltage Input

V

(note 1, 3)

V

ILDB

Dynamic Low Voltage Input (note 1, 3)

V

CCA

CCB

(V)

5.0 3.3 1.0 1.5

5.0 3.3 -1.2 -0.6

5.0 3.3 0.8 1.2

5.0 3.3 -0.8 -0.5

5.0 3.3 2 V

5.0 3.3 0.8 V

5.0 3.3 2 V

5.0 3.3 0.8 V

74LVXC4245

= 25 °C

T

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85 °C -55 to 125°C

Unit

V

1) Worst case package

2) Max number of outp ut defined as (n). Data inputs are driven 0V to 3. 3V, (n-1) ou tp uts switchi ng and one outpu t at GND

3) Max number of data in puts (n) switching. (n-1) switching 0V to 3.3V . I nputs under tes t switching : 3V to threshol d (V (V

) f = 1MHz

IHD

ILD

). 0V to threshold

5/14

74LVXC4245

Table 9: AC Electrical Characteristics (CL = 50pF, Input tr = tf = 3ns)

Symbol Parameter

t

OSLH

t

OSHL

Propagation Delay

PLH

Time (An to Bn)

Propagation Delay

PHL

Time (An to Bn)

Output Enable

PZL

Time (G

Output Enable

PZH

Time (G

Output Disable

PLZ

Time (G

Output Disable

PHZ

Time (G

Propagation Delay

PLH

Time (Bn to An)

Propagation Delay

PHL

Time (Bn to An)

Output Enable

PZL

Time (G

Output Enable

PZH

Time (G

Output Disable

PLZ

Time (G

Output Disable

PHZ

Time (G

Output To Output Skew Time (note1,

2)

to Bn)

to An)

Test Condition

V

CCB

(V)

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

2.7 to

3.6

(*)

5.0

(3)

Value

= 25°C

T

A

-40 to 85°C -55 to 125°C

Min. Typ. Max. Min. Max. Min. Max.

1.0 5.5 7.5 1.0 8.0 1.0 8.5

1.0 4.9 6.5 1.0 7.0 1.0 7.5

1.0 5.0 7.0 1.0 7.5 1.0 7.5

1.0 4.0 5.5 1.0 6.0 1.0 6.5

1.0 6.7 9.0 1.0 10.0 1.0 10.5

1.0 5.6 7.5 1.0 8.0 1.0 8.5

1.0 6.9 9.5 1.0 10.0 1.0 10.5

1.0 5.7 7.5 1.0 8.0 1.0 8.5

1.0 6.0 9.0 1.0 9.5 1.0 9.5

1.0 4.8 7.0 1.0 7.5 1.0 7.5

1.0 4.2 6.5 1.0 7.0 1.0 7.5

1.0 3.8 5.5 1.0 6.0 1.0 6.5

1.0 5.6 7.5 1.0 8.0 1.0 8.5

1.0 4.7 6.5 1.0 7.0 1.0 7.5

1.0 4.3 6.0 1.0 6.5 1.0 7.0

1.0 3.9 5.0 1.0 5.5 1.0 5.5

1.0 8.0 10.0 1.0 11.0 1.0 11.5

1.0 7.4 9.0 1.0 10.0 1.0 10.5

1.0 6.3 8.0 1.0 8.5 1.0 8.5

1.0 6.1 7.5 1.0 8.5 1.0 8.5

1.0 3.4 5.5 1.0 6.0 1.0 6.5

1.0 2.9 5.0 1.0 5.5 1.0 6.0

1.0 2.9 4.5 1.0 5.0 1.0 5.5

0.5 1.0 1.5 1.5

Unit

ns

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the sa me direction, either HIGH or LOW (t

2) Param eter guaran teed by design

3) Typical values referred at V (*) Volt age Range is 5.0V

± 0.5

= 5.0V, V

CCA

CCB

= | t

OSLH

= 5.0V or V

PLHm

CCA

- t

PLHn

= 5.0V, V

|, t

OSHL

CCB

= | t

PHLm

= 3.3V

- t

PHLn

|

6/14

Table 10: Capacitive Characteristics

Test Condition Value

Symbol Parameter

C

Input

INA

Capacitance

C

Input/Output

I/O

Capacitance

C

Dynamic Low

PD

Level Quiet Output (note 1) A to B

Dynamic Low

C

PD

Level Quiet Output (note 1) B to A

V

CCA

CCB

(V)

open open 4.5 10 10 10 V

5.0 3.3 10 V

5.0 3.3 55 V

5.0 3.3 40 V

74LVXC4245

= 25 °C

T

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85 °C -55 to 125°C

Unit

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (R efer to Test Circuit). Average curre nt can be obta i ned by the following equa t i on. I

= CPD x VCC x fIN + ICC/8 (per circuit)

CC(opr)

Figure 3: Test Circuit

TEST SWITCH

, t

t

PLH

PHL

, t

t

PZLH

PLZ

t

, t

PZH

PHZ

CL = 50pF or equivalent (includes jig and p robe capacit ance) R

= R1 = 500Ω or equivalent

L

R

= Z

of pulse generator (typically 50Ω)

T

OUT

Open 2V

CC

Open

7/14

74LVXC4245

Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)

Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)

8/14

SO-24 MECHANICAL DATA

74LVXC4245

DIM.

A 2.35 2.65 0.093 0.104

A1 0.1 0.30 0.004 0.012

B 0.33 0.51 0.013 0.020 C 0.23 0.32 0.009 0.013 D 15.20 15.60 0.598 0.614

E 7.4 7.6 0.291 0.299

e 1.27 0.050 H 10.00 10.65 0.394 0.419

h 0.25 0.75 0.010 0.030

L 0.4 1.27 0.016 0.050

k0° 8° 0° 8°

ddd 0.100 0.004

MIN. TYP MAX. MIN. TYP. MAX.

mm. inch

0070769C

9/14

74LVXC4245

TSSOP24 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 1.1 0.043

A1 0.05 0.15 0.002 0.006

A2 0.9 0.035

b 0.19 0.30 0.0075 0.0118

c 0.09 0.20 0.0035 0.0079

D 7.7 7.9 0.303 0.311

E 4.3 4.5 0.169 0.177

e 0.65 BSC 0.0256 BSC

H 6.25 6.5 0.246 0.256

K0° 8° 0° 8°

L 0.50 0.70 0.020 0.028

A2

A

A1

b

e

D

K

c

E

L

H

PIN 1 IDENTIFICATION

10/14

1

7047476B

74LVXC4245

Tape & Reel SO-24 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 330 12.992 C 12.8 13.2 0.504 0.519 D 20.2 0.795 N 60 2.362

T 30.4 1.197

Ao 10.8 11.0 0.425 0.433 Bo 15.7 15.9 0.618 0.626 Ko 2.9 3.1 0.114 0.122 Po 3.9 4.1 0.153 0.161

P 11.9 12.1 0.468 0.476

11/14

74LVXC4245

Tape & Reel TSSOP24 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 330 12.992 C 12.8 13.2 0.504 0.519 D 20.2 0.795 N 60 2.362

T 22.4 0.882

Ao 6.8 7 0.268 0.276 Bo 8.2 8.4 0.323 0.331 Ko 1.7 1.9 0.067 0.075 Po 3.9 4.1 0.153 0.161

P 11.9 12.1 0.468 0.476

12/14

Table 11: Revision History

Date Revision D escrip tion of Change s

27-Aug-2004 4 Ordering Codes Revision - pag. 1.

74LVXC4245

13/14

74LVXC4245

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of s uch inf ormati on nor for a ny infr ing eme nt o f p atent s or o ther ri ghts of third parties wh ich m ay res ul t from i ts use. N o lic ense i s gran ted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -

Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

14/14