The 74LVX4245 is a dual supply low voltage
CMOS OCTAL BUS TRANSCEIVER fabricated
with sub-micron silicon gate and double-layer
metal wiring C
2
MOS technology. Designed for use
as an interface between a 5V bus and a 3.3V bus
in a mixed 5V/3.3V supply systems, it achieves
high speed operation while maintaining the CMOS
low power dissipation.
TSSOPSOP
ORDER CODES
PACKAGETUBET & R
SOP74LVX4245M74LVX4245MTR
TSSOP74LVX4245TTR
This IC is intended for two-way asynchronous
communication between data buses and the
direction of data transmission is determined by
DIR input. The enable input G
can be used to
disable the device so that the buses are effectively
isolated.
The A-port interfaces with the 5V bus, the B-port
with the 3.3V bus.
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/11July 2001
Page 2
74LVX4245
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN NoSYMBOLNAME QND FUNCTION
2DIRDirectional Control
3, 4, 5, 6, 7,
8, 9, 10
21, 20, 19,
18, 17, 16,
15, 14
22G
11, 12, 13GNDGround (0V)
23NCNot Connected
1V
24V
TRUTH TABLE
A1 to A8Data Inputs/Outputs
B1 to B8Data Inputs/Outputs
CCA
CCB
Output Enable Input
Positive Supply Voltage
Positive Supply Voltage
INPUTSFUNCTION
OUTPUT
G
DIRA BUSB BUS
LLOUTPUTINPUTA = B
LHINPUTOUTPUTB = A
HXZZZ
X : Don’t Care
Z : High Impedance
ABSOLUTE MAXIMUM RATINGS
SymbolParameterValueUnit
V
CCA
V
CCB
V
V
I/OA
V
I/OB
I
I
OK
I
OA
I
OB
I
CCA
I
CCB
P
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
Supply Voltage
Supply Voltage
DC Input Voltage-0.5 to V
I
DC I/O Voltage-0.5 to V
DC I/O Voltage-0.5 to V
DC Input Diode Current
IK
DC Output Diode Current
DC Output Current
DC Output Current
DC VCC or Ground Current
DC VCC or Ground Current
Power Dissipation
d
Storage Temperature
stg
Lead Temperature (10 sec)
L
-0.5 to +7.0V
-0.5 to +7.0V
+ 0.5
CCA
+ 0.5
CCA
+ 0.5
CCB
± 20mA
± 50mA
± 50mA
± 50mA
± 200mA
± 100mA
180mW
-65 to +150°C
300°C
V
V
V
2/11
Page 3
74LVX4245
RECOMMENDED OPERATING CONDITIONS
SymbolParameterValueUnit
V
CCA
V
CCB
V
V
I/OA
V
I/OB
T
dt/dvInput Rise and Fall Time (note 2)0 to 10ns/V
1) VIN from 30 % to 70% of V
2) V
CCA
Supply Voltage (note 1)
Supply Voltage (note 1)
Input Voltage0 to V
I
I/O Voltage0 to V
I/O Voltage0 to V
Operating Temperature
op
= 4.5 to 5.5V; V
CC
= 2.7 to 3.6V;
CCB
4.5 to 5.5V
2.7 to 3.6V
CCA
CCA
CCB
-55 to 125°C
V
V
V
DC SPECIFICATIONS FOR V
SymbolParameter
V
V
V
I
High Level Input
IHA
Voltage
V
Low Level Input
ILA
Voltage
High Level
OHA
Output Voltage
Low Level Output
OLA
Voltage
I
Input Leakage
IA
Current
High Impedance
OZA
Output Leakage
Current
I
∆I
Quiescent Supply
CCtA
Current
Maximum
CCtA
Quiescent Supply
Current / Input
(An, DIR, G
V
CCA
(V)
4.53.32.02.02.0
5.53.32.02.02.0
4.53.30.80.80.8
5.53.30.80.80.8
4.53.0
4.53.0
4.53.0
4.53.0
5.53.6
5.53.6VIA = V
5.53.6VIA = V
5.53.6V
)
CCA
Test ConditionValue
T
= 25 °C
V
CCB
(V)
IO=-100 µA
=-24 mA
I
O
IO=100 µA
I
=24 mA
O
= VCC or GND
V
I
or V
IHA
VIB = V
V
I/OA
IHB
= V
or V
CCA
ILA
ILB
or
A
Min.Typ. Max.Min.Max. Min. Max.
4.44.54.44.4
3.863.763.76
00.10.10.1
0.360.440.44
± 0.1± 1± 1µA
± 0.5± 5± 5µA
GND
CCA
or
55050µA
GND
V
IB
= V
CCB
or
GND
IA
V
= V
IB
= V
CCA
- 2.1V
CCB
or
1.351.51.5mA
GND
-40 to 85 °C -55 to 125°C
Unit
V
V
V
V
3/11
Page 4
74LVX4245
DC SPECIFICATIONS FOR V
SymbolParameter
V
V
V
I
High Level Input
IHB
Voltage
V
Low Level Input
ILB
Voltage
High Level
OHB
Output Voltage
Low Level Output
OLB
Voltage
I
Input Leakage
IB
Current
High Impedance
OZB
Output Leakage
Current
I
∆I
Quiescent Supply
CCtB
Current
Maximum
CCtB
Quiescent Supply
Current / Input
V
CCA
(V)
5.03.62.02.02.0
5.02.72.02.02.0
5.03.60.80.80.8
5.02.70.80.80.8
4.53.0
4.52.7
4.53.0
4.52.7
5.53.6
5.53.6VIA = V
5.53.6VIA = V
5.53.6VIA = V
CCB
Test ConditionValue
T
= 25 °C
V
CCB
(V)
IO=-100 µA
I
=-12 mA
O
I
O
=100 µA
I
O
I
O
I
O
= V
V
I
V
I/Ob
=-8 mA
=12 mA
=8 mA
or GND
CCA
or V
IHA
= V
CCb
ILA
or
A
Min.Typ. Max.Min.Max. Min. Max.
2.93.02.92.9
2.482.42.4
2.262.22.2
0.00.10.10.1
0.310.400.40
0.310.400.40
± 0.1± 1± 1µA
± 0.5± 5± 5µA
GND
CCA
or
5505µA
GND
V
IB
= V
CCB
or
GND
CCA
or
0.350.50.35mA
GND
V
IB
= V
CCB
- 0.6V
-40 to 85 °C -55 to 125°C
Unit
V
V
V4.53.0
V4.53.0
4/11
Page 5
DINAMIC SWITCHING CHARACTERISTICS
Test ConditionValue
T
SymbolParameter
V
OLPA
Dynamic Low
Level Quiet
Output (note 1, 2)
V
OLPB
Dynamic Low
Level Quiet
Output (note 1, 2)
V
IHDA
Dynamic High
Voltage Input
V
V
CCA
CCB
(V)
(V)
5.03.31.01.5
5.03.3-1.2-0.6
5.03.30.81.2
5.03.3-0.8-0.5
5.03.32V
= 25 °C
A
Min.Typ. Max.Min.Max. Min. Max.
(note 1, 3)
ILDA
Dynamic Low
Voltage Input
5.03.30.8V
V
(note 1, 3)
V
IHDB
Dynamic High
Voltage Input
5.03.32V
(note 1, 3)
ILDB
Dynamic Low
Voltage Input
5.03.30.8V
V
(note 1, 3)
1) Worst c ase package
2) Max number of output defined as (n). Data inputs are driven 0V to 3. 3V, (n-1) outp uts switching and one output at GND
3) Max number of data in put s (n) switchi ng. (n-1) swi tc hi ng 0V to 3.3V . I nputs under tes t switching : 3V t o threshold (V
(V
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIG H or LOW (t
2) Param eter guaranteed by design
3) Typical values at V
(*) Vol tage range is 3. 0V ±
PLH
PHL
PZL
PZH
PLZ
PHZ
PLH
PHL
PZL
PZH
PLZ
PHZ
Propagation Delay
Time (An to Bn)
Propagation Delay
Time (An to Bn)
Output Enable
Time (G
to Bn)
Output Enable
Time (G
to Bn)
Output Disable
Time (G
to Bn)
Output Disable
Time (G
to Bn)
Propagation Delay
Time (Bn to An)
Propagation Delay
Time (Bn to An)
Output Enable
Time (G
to An)
Output Enable
Time (G
to An)
Output Disable
Time (G
to An)
Output Disable
Time (G
Output To Output
to An)
Skew Time (note1,
2)
CCA
= 5.0V, V
0.3V
2.71.010.01.011.0
(*)
3.0
2.7
(*)
3.0
2.71.011.51.012.5
(*)
3.0
2.71.011.51.011.5
(*)
3.0
2.71.010.01.011.0
(*)
3.0
2.71.07.51.08.5
(*)
3.0
2.71.010.01.011.0
(*)
3.0
2.71.010.01.011.0
(*)
3.0
2.71.010.01.011.0
(*)
3.0
2.71.010.01.011.0
(*)
3.0
2.71.07.51.08.5
(*)
3.0
2.71.07.51.08.5
(*)
3.0
2.70.51.01.51.5
(**)
3.3
CCB
= 3.3V
OSLH
= | t
PLHm
- t
PLHn
T
= 25°C
A
Min.Typ. Max.Min.Max. Min. Max.
1.05.18.51.09.01.010.0
1.05.38.51.09.01.010.0
1.06.510.01.010.51.011.5
1.06.710.01.010.51.011.5
1.06.09.51.010.01.011.0
1.03.36.51.07.01.08.0
1.05.48.51.09.01.010.0
1.05.58.51.09.01.010.0
1.05.29.01.09.51.010.5
1.05.89.01.09.51.010.5
1.03.97.01.07.51.08.5
1.02.96.51.07.01.08.0
0.51.01.51.5
|, t
OSHL
= | t
PHLm
- t
PHLn
|
(3)
Value
-40 to 85°C -55 to 125°C
1.010.01.011.0
Unit
ns
ns
ns
ns
ns
ns
ns
6/11
Page 7
74LVX4245
CAPACITIVE CHARACTERISTICS
Test ConditionValue
T
SymbolParameter
C
INA
C
I/O
C
PD
Input
Capacitance
Input/Output
Capacitance
Dynamic Low
Level Quiet
V
V
CCA
CCB
(V)
(V)
open open4.5101010V
3.35.010V
3.35.055V
= 25 °C
A
Min.Typ. Max.Min.Max. Min. Max.
Output (note 1)
A to B
C
Dynamic Low
PD
Level Quiet
3.35.040V
Output (note 1)
B to A
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (R efer to Test Circuit). Aver age current can be obtained by the follo wi ng equation. I
CC(opr)
TEST CIRCUIT
-40 to 85 °C -55 to 125°C
= CPD x VCC x fIN + ICC/8 (per circuit)
Unit
TESTSWITCH
t
, t
PLH
PHL
, t
t
PZLH
PLZ
t
, t
PZH
PHZ
CL = 50pF or equivalent (includes jig and probe capacitance)
R
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)
8/11
Page 9
SO-24 MECHANICAL DATA
74LVX4245
DIM.
MIN.TYPMAX.MIN.TYP.MAX.
A2.650.104
a10.10.20.0040.008
a22.450.096
b0.350.490.0140.019
b10.230.320.0090.012
C0.50.020
c145° (typ.)
D15.2015.600.5980.614
E10.0010.650.3930.419
e1.270.050
e313.970.550
F7.407.600.2910.300
L0.501.270.0200.050
S8° (max.)
mm.inch
L
C
A
a2
b
e3
e
s
E
D
2413
F
112
a1
c1
b1
PO13T
9/11
Page 10
74LVX4245
TSSOP24 MECHANICAL DATA
mm.inch
DIM.
MIN.TYPMAX.MIN.TYP.MAX.
A1.10.043
A10.050.150.0020.006
A20.90.035
b0.190.300.00750.0118
c0.090.200.00350.0079
D7.77.90.3030.311
E6.256.50.2460.256
E14.34.50.1690.177
e0.65 BSC0.0256 BSC
K0°8°0°8°
L0.500.700.0200.028
A2
A
A1
b
e
D
K
c
E1
L
E
PIN 1 IDENTIFICATION
10/11
1
7047476A
Page 11
74LVX4245
Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by imp lication or otherwise under any patent or patent rig hts of STMicroelectronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.
Australi a - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysi a - Malta - Morocco