Page 1
INTEGRATED CIRCUITS
DATA SH EET
For a complete data sheet, please also download:
•The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT243
Quad bus transceiver; 3-state
Product specification
File under Integrated Circuits, IC06
December 1990
Page 2
Philips Semiconductors Product specification
Quad bus transceiver; 3-state 74HC/HCT243
FEATURES
• Non-inverting 3-state outputs
• 2-way asynchronous data bus communication
• Output capability: bus driver
• ICC category: MSI
The 74HC/HCT243 are quad bus transceivers featuring
non-inverting 3-state bus compatible outputs in both send
and receive directions.
They are designed for 4-line asynchronous 2-way data
communications between data buses.
The output enable inputs (
isolate the buses.
GENERAL DESCRIPTION
The 74HC/HCT243 are high-speed Si-gate CMOS devices
The “243” is similar to the “242” but has non-inverting (true)
outputs.
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
QUICK REFERENCE DATA
GND = 0 V; T
=25°C; tr=tf= 6 ns
amb
SYMBOL PARAMETER CONDITIONS
t
PHL/ tPLH
propagation delay
CL= 15 pF; VCC= 5 V 6 11 ns
An to Bn;
Bn to A
n
C
I
C
I/O
C
PD
input capacitance 3.5 3.5 pF
input/output capacitance 10 10 pF
power dissipation capacitance per transceiver notes 1 and 2 26 34 pF
OEA and OEB) can be used to
TYPICAL
UNIT
HC HCT
Notes
1. C
is used to determine the dynamic power dissipation (PD in µW):
PD
PD=CPD× V
2
× fi+ ∑ (CL× V
CC
2
× fo) where:
CC
fi= input frequency in MHz
fo= output frequency in MHz
∑ (CL× V
2
× fo) = sum of outputs
CC
CL= output load capacitance in pF
VCC= supply voltage in V
2. For HC the condition is VI= GND to V
CC
For HCT the condition is VI= GND to VCC− 1.5 V
ORDERING INFORMATION
“74HC/HCT/HCU/HCMOS Logic Package Information”
See
.
December 1990 2
Page 3
Philips Semiconductors Product specification
Quad bus transceiver; 3-state 74HC/HCT243
PIN DESCRIPTION
PIN NO. SYMBOL NAME AND FUNCTION
1
2, 12 n.c. not corrected
3, 4, 5, 6 A
7 GND ground (0 V)
11, 10, 9, 8 B
13 OE
14 V
OE
A
to A
0
to B
0
B
CC
output enable input (active LOW)
3
3
data inputs/outputs
data inputs/outputs
output enable input
positive supply voltage
Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol.
December 1990 3
Page 4
Philips Semiconductors Product specification
Quad bus transceiver; 3-state 74HC/HCT243
FUNCTION TABLE
INPUTS INPUTS/OUTPUTS
OE
L
H
L
H
A
OE
L
L
H
H
B
Notes
1. H = HIGH voltage level
L = LOW voltage level
Z = high impedance OFF-state
A
n
inputs
Z
Z
A=B
B
n
B=A
Z
Z
inputs
Fig.4 Functional diagram.
December 1990 4
Page 5
Philips Semiconductors Product specification
Quad bus transceiver; 3-state 74HC/HCT243
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
Output capability: bus driver
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; t
= 6 ns; CL= 50 pF
r=tf
SYMBOL PARAMETER
t
PHL
/ t
propagation delay
PLH
An to Bn;
Bn to A
n
t
PZH
t
PHZ
t
THL
/ t
/ t
/ t
3-state output enable time
PZL
OEA to An or B
OEB to An or B
3-state output disable time
PLZ
OEA to An or B
OEB to An or B
output transition time 14
TLH
n;
n
n;
n
(°C)
T
amb
74HC
+25 −40 to +85 −40 to +125
min. typ. max. min. max. min. max.
22
8
6
50
18
14
61
22
18
5
4
90
18
15
150
30
26
165
33
28
60
12
10
115
23
20
190
38
33
205
41
35
75
15
13
135
27
23
225
45
38
250
50
43
90
18
15
.
UNIT
ns 2.0
ns 2.0
ns 2.0
ns 2.0
TEST CONDITIONS
WAVEFORMS
V
CC
(V)
Fig.5
4.5
6.0
Figs 6 and 7
4.5
6.0
Figs 6 and 7
4.5
6.0
Fig.5
4.5
6.0
December 1990 5
Page 6
Philips Semiconductors Product specification
Quad bus transceiver; 3-state 74HC/HCT243
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
.
Output capability: bus driver
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (∆I
) for a unit load of 1 is given in the family specifications.
CC
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT UNIT LOAD COEFFICIENT
A
B
OE
OE
n
n
A
B
1.10
1.10
1.00
1.00
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr=tf= 6 ns; CL= 50 pF
T
amb
(°C)
TEST CONDITIONS
74HCT
SYMBOL PARAMETER
t
PHL
/ t
propagation delay
PLH
+25 −40 to +85 −40 to +125
min. typ. max. min. max. min. max.
13 22 28 33 ns 4.5 Fig.5
UNIT
V
(V)
An to Bn;
t
PZH
t
PHZ
t
THL
Bn to A
/ t
3-state output enable time
PZL
OEA to An or B
OEB to An or B
/ t
3-state output disable time
PLZ
OEA to An or B
OEB to An or B
/ t
output transition time 5 12 15 18 ns 4.5 Fig.5
TLH
n
18 34 43 51 ns 4.5 Figs 6 and 7
n;
n
23 35 44 53 ns 4.5 Figs 6 and 7
n;
n
WAVEFORMS
CC
December 1990 6
Page 7
Philips Semiconductors Product specification
Quad bus transceiver; 3-state 74HC/HCT243
AC WAVEFORMS
(1) HC : VM= 50%; VI= GND to VCC.
= 1.3 V; VI= GND to 3 V.
HCT: V
M
Fig.5 Waveforms showing the input (An, Bn) to output (Bn, An) propagation delays and the output transition
times.
(1) HC : VM= 50%; VI= GND to VCC.
= 1.3 V; VI= GND to 3 V.
HCT: V
M
Fig.6 Waveforms showing the 3-state enable and disable times for input OEB.
(1) HC : VM= 50%; VI= GND to VCC.
= 1.3 V; VI= GND to 3 V.
HCT: V
M
Fig.7 Waveforms showing the 3-state enable and disable times for input OEA.
December 1990 7
Page 8
Philips Semiconductors Product specification
Quad bus transceiver; 3-state 74HC/HCT243
PACKAGE OUTLINES
See
“74HC/HCT/HCU/HCMOS Logic Package Outlines”
.
December 1990 8
Loading...