Maxwell Technologies’ 29F0408 high-performance flash memory. The 29F0408 is a 4M (4,194,304) x 8-bit NAND Flash
Memory with a spare 128K (131,072) x 8-bit. A program operation programs the 528-byte page in 250 µs and an erase
operation can be performed in 2 ms on an 8K-byte block. Data
within a page can be read out at 50 ns cycle time per byte.
The on-chip write controller automates all program and erase
functions, including pulse repetition, where required, and internal verify and margining of data. Even write-intensive systems
can take advantage of the 29F0408’s extended reliability of
1,000,000 program/erase cycles by providing either ECC
(Error Correction Code) or real time mapping-out algorithm.
These algorithms have been implemented in many mass storage applications. The spare 16 bytes of a page combined with
the other 512 bytes can be utilized by system-level ECC. The
29F0408 is an optimum solution for large non-volatile storage
applications such as solid state storage, digital voice recorder,
digital still camera and other portable applications requiring
nonvolatility.
Maxwell Technologies' patented R
ogy incorporates radiation shielding in the microcircuit package. Capable of surviving in space environments, the
29F0408 is ideal for satellite, spacecraft, and space probe
missions. It is available with packaging and screening up to
Class S.
I/O Port: I/O0 ~ I/O7 The I/O pins are used to input command, address and data, and to output data during read
The CLE input controls the path activation for commands sent to the command register.
When active high, commands are latched into the command register through the I/O ports
on the rising edge of the WE
The ALE input controls the path activation for address and input data to the internal
address/data register. Addresses are latched on the rising edge or WE
input data is latched when ALE is low.
)The CE input is the device selection control. When CE goes high during a read operation,
the device is returned to standby mode. However, when the device is in the busy state during program or erase, CE
)The WE input controls writes to the I/O port. Commands, address and data are latched on
the rising edge of the WE
)The RE inputs is the serial data-out control, and when active drives the data onto the I/O
bus. Data is valid t
address counter by one.
The SE input controls the spare area selection when SE is high, the device is deselected
the spare area during Read1, Sequential data input and page Program.
operations. The I/O pins float to High-Z when the chip is deselected or when the outputs are
disabled.
)The WP pin provides inadvertent write/erase protection during power transitions. The inter-
nal high voltage generator is reset when the WP
)The R/B output indicates the status of the device operation. When low, it indicates that a
program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to High-Z condition when the chip is
deselected or when outputs are disabled.
REA
signal.
with ALE high, and
high is ignored, and does not return the device to standby mode.
pulse.
after the falling edge of RE which also increments the internal column
pin is active low.
6-17, 28-39NCNot Connected
1, 22V
44V
23V
1000571
SS
CC
QOutput Buffer Voltage
CC
Ground
Supply Voltage
12.19.01 Rev 2
All data sheets are subject to change without notice
1. Minimum DC voltage is -0.3 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods < 30 ns.
Maximum DC voltage on input/output pins is V
+ 0.3 V which, during transitions, may overshoot to VCC + 2.0 V for periods <
CC
20 ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be
restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings
conditions for extended periods may affect reliability.
TABLE 3. 29F0408 RECOMMENDED OPERATING CONDITIONS
(VOLTAGEREFERENCETO GND, TA = -40 TO 85°C)
P
ARAMETERSYMBOLMINTYPMAXUNIT
Supply voltageV
Supply voltage V
Input High VoltageV
Input Low VoltageV
CC
SS
IH
IL
4.55.05.5V
000V
2.4--VCC ±0.5V
-0.3--0.8V
°
C
°
C
TABLE 4. 29F0408 AC TEST CONDITION
(VCC = 5 V ± 10%, TA = -40 TO 85°C, UNLESSOTHERWISENOTED)
P
ARAMETERMINMAXUNIT
Input pulse levels0.42.6V
Input rise times--5.0ns
Input and output timing levels0.82.0V
1000571
12.19.01 Rev 2
All data sheets are subject to change without notice
(VCC = 5 V ± 10%, TA = -40 TO 85°C, UNLESSOTHERWISENOTED)
P
ARAMETERSYMBOLMINMAXUNIT
29F0408
CE low to status outputt
RE
high to WE lowt
WE
high to RE lowt
Erase suspend input to readyt
RE
access time (read ID)t
Device resetting time (read/program/erase/after erase suspend)t
1. If CE
2. The time to Ready depends on the value of the pull-up resistor tied to R/B
3. To break the sequential read cycle, CE
goes high within 30 ns after the rising edge of the last RE, R/B will not return to VOL.
must be held high for longer than t
Y
Y
WHR
SR
READID
RST
pin.
CEH
.
TABLE 11. 29F0408 VALID BLOCK
P
ARAMETERSYMBOLMINTYPMAXUNIT
Valid Block NumberN
1. The device may include valid blocks. Invalid blocks are defined as blocks that contain one or more bad bits. Do not try to
access these invalid blocks for program and erase. During its lifetime of 10 years and/or 1 million program/erase cycles, the
minimum number of valid blocks are guaranteed though its initial number could be reduced. (Refer to following technical note)
2. The 1st block, which is placed on the 00h block address, is guaranteed to be a valid block.
VB
502508512Blocks
--45ns
0--ns
60--ns
--500µs
--35ns
--5/10/500/5µs
1,2
NAND FLASH TECHNICAL NOTES
Invalid Block(s)
Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by the
manufacturer. Typically, an invalid block will contain a single bad bit. The information regarding the invalid block(s) is
called as the invalid block information. The invalid block information is written to the 1st or the 2nd page of the invalid
block(s) with 00h data. Devices with invalid block(s) have the same quality level as devices with all valid blocks and
have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s)
because it is isolated from the bit line and the common source line by a select transistor. The system design must be
able to mask out the invalid block(s) via address mapping. The 1st block of the NAND Flash, however, is fully guaranteed to be a valid block.
Identifying Invalid Block(s)
All device locations are erased (FFh) except locations where the invalid block information is written prior to shipping.
Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it
has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid
1000571
12.19.01 Rev 2
All data sheets are subject to change without notice
block information and create the invalid block table via the following suggested flow chart (Figure 1). Any intentional
erasure of the original block information is prohibited.
29F0408
PRELIMINARY
FIGURE 1. FLOWCHARTTOCREATEINVALIDBLOCKTABLE
Error in write or read operation
Over its lifetime, the additional invalid blocks may occur. Through the tight process control and intensive testing, additional block failure rate is minimized which is projected below 0.1% until 1 million program/erase cycles. Refer to the
qualification report for the actual data. The following possible failure modes should be considered to implement a
highly reliable system. In the case of status read failure after erase or program, block replacement should be done. To
improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error
be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those
reclaimed blocks.
FAILURE MODEDETECTIONAND COUNTERMEASURE
WriteErase failureStatus read after erase Æ Block replacement
Program failureStatus read after program
ReadSingle bit failureVerify ECC
ECC: Error Correcting Code
Example. 1-bit correction and 2-bit detection
1000571
Æ Hamming Code, etc.
Read back (verify after program)
ECC correction
Æ ECC correction
12.19.01 Rev 2
All data sheets are subject to change without notice
The 29F0408 has three modes to set the destination of the pointer. The pointer is set to “A” area by the “00h” com-
PRELIMINARY
mand, to “B” area by the “01h” command, and to “C” area by the “50h” command. The Destination Pointer Table shows
the destination of the pointer, and the block diagram shows the diagram of its operation.
29F0408
TABLE 12. DESTINATIONOF POINTER TABLE
FIGURE 6. BLOCK DIAGRAMOF POINTER OPERATION
1000571
12.19.01 Rev 2
All data sheets are subject to change without notice
For a easier system interface, CE may be inactive during the data-loading or sequential data-reading as shown below.
The internal 528byte page registers are utilized as seperate buffers for this operation and the system design gets
more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating CE during the data-loading and reading would provide significant savings in power consumption.
1000571
12.19.01 Rev 2
All data sheets are subject to change without notice
Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing
00h to the command register along with three address cycles. Once the command is latched, it does not
need to be written for the following page read operation. Three types of operations are available : random
read, serial page read and sequential read.
The random read mode is enabled when the page address is changed. The 528 bytes of data within the
selected page are transferred to the data registers in less than 10 ms(tR). The CPU can detect the completion of this data transfer(t
registers, they may be read out in 50 ns cycle time by sequentially pulsing RE
low transitions of the RE
umn address(column 511 or 527 depending on state of SE
After the data of last column address is clocked out, the next page is automatically selected for sequential
read.
) by analyzing the output of R/B pin. Once the data in a page is loaded into the
R
with CE staying low. High to
clock output the data starting from the selected column address up to the last col-
pin).
Waiting 10 µs again allows for reading of the selected page. The sequential read operation is terminated by
bringing CE high. The way the Read1 and Read2 commands work is like a pointer set to either the main
area or the spare area. The spare area of bytes 512 to 527 may be selectively accessed by writing the
Read2 command with SE pin low. Toggling SE
starting address of the spare area while addresses A4 to A7 are ignored. Unless the operation is aborted,
the page address is automatically incremented for sequential read as in Read1 operation and spare sixteen
bytes of each page may be sequentially read. The Read1 command (00h/01h) is needed to move the
pointer back to the main area. Figures 22 thru 25 show typical sequence and timings for each read operation.
during operation is prohibited. Addresses A0 to A3 set the
1000571
12.19.01 Rev 2
All data sheets are subject to change without notice
The device is programmed basically on a page basis, but it does allow multiple partial page programming of
PRELIMINARY
a byte or consecutive bytes up to 528, in a single page program cycle. The number of consecutive partial
page programming operation within the same page without an intervening erase operation must not exceed
ten. The addressing may be done in any random order in a block. A page program cycle consists of a serial
data loading period in which up to 528 bytes of data may be loaded into the page register, followed by a nonvolatile programming period where the loaded data is programmed into the appropriate cell. Serial data
loading can be started from 2nd half array. About the pointer operation, please refer to the attached technical
notes.The serial data loading period begins by inputting the Serial Data Input command (80H), followed by
the three cycle address input and then serial data loading. The bytes other than those to be programmed do
not need to be loaded.
The Page Program confirm command (10h) initiates the programming process. Writing 10h alone without
perviously entering the serial data will not initiate the programming process. The internal write controller
automatically executes the algorithms and timings necessary for program and verify, thereby freeing the
CPU for other tasks. Once the program process starts, the Read Status Register command may be entered,
with RE
monitoring the R/B
and Reset command are valid while programming is in progress. When the Page Program is complete, the
Write Status Bit (I/O0) may be checked (Figure 26). The internal write verify detects only errors for "1"s that
are not successfully programmed to "0"s. The command register remains in Read Status command mode
until another valid command is written to the command register.
and CE low, to read the status register. The CPU can detect the completion of a program cycle by
output, or the Status bit (I/O6) of the Status Register. Only the Read Status command
1000571
FIGURE 26. PROGRAM & READ STATUSOPERATION
12.19.01 Rev 2
All data sheets are subject to change without notice
The Erase operation can erase on a block (8K Byte) basis. Block address loading is accomplished in two
PRELIMINARY
cycles initiated by an Erase Setup command (60h). Only address A13 to A21 is valid while A9 to A12 is
ignored. The addresses of the block to be erased to FFh. The Erase Confirm command (D0h) following the
block address loading initiates the internal erasing process. This two-step sequence of setup followed by
execution ensures that memory contents are not accidentally erased due to external noise conditions. At the
rising edge of WE
erase-verify. When the erase operation is completed, the Write Status Bit (I/O0) may be checked. Figure 27
details the sequence.
after the erase confirm command input, the internal write controller handles erase and
FIGURE 27. BLOCK ERASE OPERATION
READ STATUS
The device contains a Status Register which may be read to find out whether program or erase operation is
complete, and whether the program or erase operation completed successfully. After writing 70h command
to the command register, a read cycle outputs the contents of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the system to poll the progress of
each device in multiple memory connections even when R/B
need to be toggled for updated status. Refer to table 14 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status
register is read during a random read cycle, a read command (00h or 50h) should be given before sequential
page read cycle.
1000571
12.19.01 Rev 2
pins are common-wired. RE or CE does not
All data sheets are subject to change without notice
The device contains a product identification mode, initiated by writing 90h to the command register, followed
by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device
code (E3h) respectively. The command register remains in Read ID mode until further commands are issued
to it. Figure 28 shows the operation sequence.
1000571
FIGURE 28. READ ID OPERATION
12.19.01 Rev 2
All data sheets are subject to change without notice
The device offers a reset feature, executed by writing FFh to the command register. When the device is in
PRELIMINARY
Busy state during random read, program or erase modes, the reset operation will abort these operation. The
contents of memory cells being altered are no longer valid, as the data will be partially programmed or
erased. Internal address registers are cleared to "0"s and data registers to "1"s. The command register is
cleared to wait for the next command, and the Status Register is cleared to value C0h when WP
Refer to table 15 for device status after reset operation. If the device is already in reset state a new reset
command will not be accepted to by the command register. The R/B
Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 29 below.
pin transitions to low for t
RST
FIGURE 29. RESET OPERATION
is high.
after the
TABLE 15. DEVICE STATUS
DATA PROTECTION
The device is designed to offer protection from any involuntary program/erase during power-transitions. An
internal voltage detector disables all functions whenever V
protection and is recommended to be kept at V
The two step command sequence for program/erase provides additional software protection.
during power-up and power-down as shown in Figure 30.
IL
is below about 2V. WP pin provides hardware
CC
1000571
12.19.01 Rev 2
All data sheets are subject to change without notice
The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B
or erase command is written to the command register or random read is begin after address loading. It
returns to high when the internal controller has finished the operation. The pin is an open-drain driver
thereby allowing two or more R/B outputs to be Or-tied. An appropriate pull-up resister is required for proper
operation and the value may be calculated by following equation.
pin is normally high but transitions to low after program
1000571
12.19.01 Rev 2
All data sheets are subject to change without notice
These data sheets are created using the chip manufacturer’s published specifications. Maxwell Technologies verifies
PRELIMINARY
functionality by testing key parameters either by 100% testing, sample testing or characterization.
The specifications presented within these data sheets represent the latest and most accurate information available to
date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no
responsibility for the use of this information.
Maxwell Technologies’ products are not authorized for use as critical components in life support devices or systems
without express written approval from Maxwell Technologies.
Any claim against Space Electronics Inc. must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies’ liability shall be limited to replacement of defective parts.
29F0408
1000571
12.19.01 Rev 2
All data sheets are subject to change without notice