CMO V320B1-L03 Specification

Global LCD Panel Exchange Center

TFT LCD Tentative Specification

MODEL NO.: V320B1 - L03

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

AVP

QRA Dept.

Approval Approval Approval Approval

ຫةԫ ޕޫ ៴֮ᙘ ֮ࣥᜣ

LCD TV Head Division

ພ஡ၼ

TVHD / PDD

DDIII DDII DDI

LCD TV Marketing and Product Management Division

Product Manager

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

׆ནᘃ ຫمࡵ

1

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

- CONTENTS -

REVISION HISTORY

1. GENERAL DESCRIPTION

1.1 OVERVIEW

1.2 FEATURES

1.3 APPLICATION

1.4 GENERAL SPECIFICATIONS

1.5 MECHANICAL SPECIFICATIONS

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

2.2.2 BACKLIGHT UNIT

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

3.2 BACKLIGHT INVERTER UNIT

3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTERISTICS

3.2.2 INVERTER CHARACTERISTICS

3.2.3 INVERTER INTERFACE CHARACTERISTICS

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE

------------------------------------------------------- 3

------------------------------------------------------- 4

------------------------------------------------------- 5

------------------------------------------------------- 7

------------------------------------------------------- 12

5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

5.2 BACKLIGHT UNIT

5.3 INVERTER UNIT

5.4 BLOCK DIAGRAM OF INTERFACE

5.5 LVDS INTERFACE

5.6 COLOR DATA INPUT ASSIGNMENT

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

6.2 POWER ON/OFF SEQUENCE

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

7.2 OPTICAL SPECIFICATIONS

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

8.2 SAFETY PRECAUTIONS

------------------------------------------------------- 13

------------------------------------------------------- 19

------------------------------------------------------- 22

------------------------------------------------------- 26

9. MECHANICAL CHARACTERISTICS ------------------------------------------------------- 29

2

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

REVISION HISTORY

Version Date

Ver 0.0 Nov. 11,’05 All All Tentative Specification was first issued.

Page

(New)

Section Description

3

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V320B1- L03 is a 32” TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 1ch-LVDS

interface. This module supports 1366 x 768 WXGA format and can display true 16.7M colors ( 8-bit/color).

The inverter module for backlight is built-in.

1.2 FEATURES

-High brightness (500 nits)

- High contrast ratio (1200:1)

- Fast response time (6.5ms)

- High color saturation NTSC 75%

- Ultra wide viewing angle : 176(H)/176(V) (CR>20) Super MVA technology

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

- Low power consumption

- DE (Data Enable) only mode

- LVDS (Low Voltage Differential Signaling) interface

- 180 degree rotation display (option)

- Low color shift function (option)

- Nature color (option)

1.3 APPLICATION

- TFT LCD TVs

- Multi-Media Display

1.4 GENERAL SPECIFICATI0NS

Item Specification Unit Note Active Area 708.954(H) x 398.592 (V) (32.02” diagonal) mm Bezel Opening Area 714.96 (H) x 404.6 (V) mm Driver Element a-si TFT active matrix Pixel Number 1366 x R.G.B. x 768 pixel Pixel Pitch (Sub Pixel) 0.1730 (H) x 0.5190 (V) mm Pixel Arrangement RGB vertical stripe Display Colors 16.7M color Display Operation Mode Transmissive mode / Normally black Surface Treatment Hardness : 3H, Anti-Glary -

(1)

1.5 MECHANICAL SPECIFICATIONS

Item Min. Typ. Max. Unit Note

Horizontal(H) 759 760 761 mm (1)

Module Size

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Vertical(V) 449 450 451 mm (1) Depth(D) 36.95 37.95 38.95 mm To PCB cover Depth(D) 46.6 47.6 48.6 mm To inverter cover

Weight 6300 6500 6700 g

4

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item Symbol

Storage Temperature T Operating Ambient Temperature T Shock (Non-Operating) S Vibration (Non-Operating) V

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta Љ 40 ºC).

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of

display area is less than or equal to 60 ºC with LCD module alone in a temperature controlled chamber.

www.panelook.com

Value

Min. Max.

ST

OP

NOP

-20 +60 ºC (1) 0 +50 ºC (1), (2)

- 50 G (3), (5)

- 1.0 G (4), (5)

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

Unit Note

Thermal management should be considered in final product design to prevent the surface temperature of

display area from being over 60 ºC. The range of operating temperature may degrade in case of improper

thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough

so that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)

100

90

80

60

Operating Range

40

20

10

-40 40-20 2006080

Storage Range

Temperature (ºC)

5

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

)

(1),

(3)

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item Symbol

Power Supply Voltage Vcc -0.3 6.0 V Input Signal Voltage VIN -0.3 3.6 V

2.2.2 BACKLIGHT UNIT

Item Symbol

Lamp Vol tageV Power Supply VoltageV Control Signal Level

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional

operation should be restricted to the conditions described under normal operating conditions.

Ё

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Value

Min. Max.

Valu e

Min. Max.

Ё

030V(1

-0.3 7 V

3000 V

Unit Note

Tentative

(1)

Note (2) No moisture condensation or freezing.

Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control, External PWM

Control and Internal/External PWM Selection.

6

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE Ta = 25 ± 2 ºC

Parameter Symbol

Power Supply Voltage V Power Supply Ripple Voltage V Rush Current I

CC

RP

RUSH

Min. Typ. Max.

4.5 5.0 5.5 V (1)

- - 100 mV

- - 3.0 A (2)

White - 1.50 - A

Power Supply Current

Differential Input High

LVDS Interface

Threshold Voltage Differential Input Low Threshold Voltage Common Input Voltage V Terminating Resistor R Input High Threshold Voltage V

interface

Input Low Threshold Voltage V

Black - 1.10 - A Vertical Stripe

V

I

CC

LVT H

LVT L

LVC

- 1.30 - A

--+100 mV

-100 - - mV

1.125 1.25 1.375 V

T

IH

IL

- 100 - ohm

2.7 - 3.3 VCMOS 0 - 0.7 V

Note (1) The module should be always operated within above ranges.

Value

Unit Note

Tentative

(3)

Note (2) Measurement Conditions:

+5.0V

R1

47K

(High to Low)

(Control Signal)

SW

+12V

C1

1uF

VR1

R2

1K

47K

Vcc rising time is 470us

Q1 2SK1475

C2

0.01uF

Q2

2SK1470

+5V

FUSE

C3

1uF

Vcc

(LCD Module Input)

0.9Vcc

0.1Vcc

GND

470us

7

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

(2)

Note (3) The specified power supply current is under the conditions at Vcc = 5 V, Ta = 25 ± 2 ºC, fv = 60 Hz,

whereas a power dissipation check pattern below is displayed.

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

a. White Pattern

Active Area

c. Vertical Stripe Pattern

b. Black Pattern

Active Area

R

G

B

R

B

R

G

B

R

B

Active Area

3.2 BACKLIGHT INVERTER UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (

Parameter Symbol

Lamp Voltage V Lamp Current I

Lamp Starting Voltage V

Operating Frequency F Lamp Life Time L

Min. Typ. Max.

W

L

S

O

BL

- 1245 -

5.5 6.0 6.5

--

40 - 70

50,000 60,000 -

Value

2450 2450

B

G

R

B

G

Ta = 25 ± 2 ºC)

R

B

G

R

B

G

RR

Unit Note

V

RMS

mA

RMS

V

RMS

V

RMS

KHz (3)

Hrs (4)

IL = 6.0mA

(1)

, Ta = 0 ºC

, Ta = 25 ºC

8

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

A

g

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 ºC)

Parameter Symbol

Power Consumption P

Input Voltage V Input Current I

Input Ripple Noise - - - 500 mV

Backlight Turn on Voltage V

Oscillating Frequency F

Dimming frequency F

Minimum Duty Ratio D

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:

BL

BS

W

B

MIN

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

Value

Min. Typ. Max.

- 96 - W (5),(6), IL = 6.0mA

22.8 24 25.2 V

-4.0-

2440 2360

--

59.5 62.5 65.5 kHz 150 160 170 Hz

- 20 - %

Unit Note

DC

Non Dimmin

P-P

V

RMS

V

RMS

VBL=22.8V

Ta = 0 ºC

Ta = 25 ºC

A

LCD

Module

A

HV (Pink)

HV (White)

HV (Pink)

HV (White)

HV (Pink)

HV (White)

HV (Pink)

HV (White)

HV (Pink)

HV (White)

HV (Pink)

HV (White)

1

2

1

2

1

2

1

2

Inverter

1

2

1

2

LV (B lack+ )

LV (White,-)

Note (2) The lamp starting voltage VS should be applied to the lamp for more than 1 second under starting

up duration. Otherwise the lamp could not be lighted on completed.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the

display input signals, and it may result in line flow on the display. In order to avoid interference, the

lamp frequency should be detached from the horizontal synchronous frequency and its harmonics

as far as possible.

Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value

and the effective discharge length is longer than 80% of its original length (Effective discharge

length is defined as an area that has equal to or more than 70% brightness compared to the

brightness at the center point of lamp.) as the time in which it continues to operate under the

9

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

yp

y

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

condition at Ta = 25 2к and IL = 4.0 ~ 5.0 mA

Note (5) The power supply capacity should be higher than the total inverter power consumption P

RMS

.

. Since

BL

the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current

changed as PWM duty on and off. The transient response of power supply should be considered

for the changing loading when inverter dimming.

Note (6) To enhance the performance of backlight, the power consumption will increase to 1.5 times of the

typical power consumption P

BL in the power on stage and 20 seconds later it will return to typical

value. Thus, the power source capacity for inverter should be considered to supply the initial

power consumption at power on duration.

3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter Symbol

Voltage

PWM Select Voltage

Control Voltage

ON

OFF

HI

LO

MAX

MIN

HI 2.0

LO

V

Control Signal Rising Time T

Control Signal Falling Time T

PWM Signal Rising Time T PWM Signal Falling Time T

Input impedance R

BLON Delay Time T

BLON Off Time T

BLON

SEL

IPWM

EPWM

Test

Condition

Ё

Min. T

2.0

Ё Ё

2.0

Ё

V

= L

SEL

V

= H

SEL

ЁЁЁ100 ms ЁЁЁ100 ms ЁЁЁ50 us ЁЁЁ50 us Ё 1 ЁЁMӨ Ё 500 ЁЁms Ё 500 ЁЁms

Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change

Valu e

. Max.

Ё

0

Ё Ё

0

Ё ЁЁ Ё

0

Ё

0

Ё

Unit Note

5.0 V On/Off Control

0.8 V

5.0 V Internal/External

0.8 V

3.0 V minimum dutyratioInternal PWM

Ё

V maximum dut

5.0 V duty on External PWM

0.8 V dut

ratio

fff

the internal/external PWM selection (SEL) during backlight turn on period.

Note (2) The power sequence and control signal timing are shown as the following figure.

10

Version 0.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

BL

V

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

V

BLON

V

SEL

EPWM

IPWM

V

Toff

100%

2.0V

0.8V

2.0V

0.8V

2.0V

0.8V

3.0V

PWM

Period

Ton

Backlight on duration

Tr Tf

Ext. Dimming Function

PWMF

T

PWMR

T

Int. Dimming Function

External

PWM Duty

Minimun

Duty

0

W

External

11

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

q

(

)

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

RX0(+/-)

RX1(+/-)

RX2(+/-)

RX3(+/-)

RXCLK

Vcc

GND

VBL

GND

VBL

GND

SEL

E_PWM

I_PWM

BLON

+/-

CN1

CN2

INPUT CONNECTOR

(JAE, L-HF) FI-X30SS

FRAME BUFFER

or e

TIMING

ual

INVERTER CONNECTOR

CN1:S14B-PH-SM3-TB(D)(LF)(JST)

or equal

CONTROLLER

DC/DC CONVERTER &

REFERENCE VOLTAGE

CN2: S2B-ZR-SM3A-TF (D)(LF)(JST) or equal

SCAN DRIVER IC

DATA DRIVER IC

CN3-CN8:

SM02 (8.0)B-BHS-1-TB(LF)(JST)

or e

ual

TFT LCD PANEL

(1366x3x768)

BACKLIGHT

UNIT

12

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

y

(2)

(3)

(5)

(6)

g

5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin No. S

1 NC No Connection 2 RPF Display Rotation 3 SELLVDS Select LVDS data format 4 NC No Connection 5 NC No Connection 6 ODSEL Overdrive Lookup Table Selection 7 LCS Low Color Shift 8 GND Ground

9RX0- Ne 10 RX0+ Positive transmission data of pixel 0 11 RX1- Negative transmission data of pixel 1 12 RX1+ Positive transmission data of pixel 1 13 RX2- Negative transmission data of pixel 2 14 RX2+ Positive transmission data of pixel 2 15 RXCLK- Negative of clock 16 RXCLK+ Positive of clock 17 RX3- Negative transmission data of pixel 3 18 RX3+ Positive transmission data of pixel 3 19 GND Ground 20 NC No Connection 21 NC No Connection 22 NC No Connection 23 GND Ground 24 GND Ground 25 GND Ground 26 VCC Power supply: +5V 27 VCC Power supply: +5V 28 VCC Power supply: +5V 29 VCC Power supply: +5V 30 VCC Power supply: +5V

Note (1) Connector Part No.: FI-X30SSL-HF(JAE) or compatible

mbol Description Note

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

(4)

ative transmission data of pixel 0

Note (2) Low or open: normal display (default), High : display with 180 degree rotation

Note (3) Please refer to 5.5 LVDS INTERFACE (Page 17)

Note (4) Reserved for internal use. Left it open.

Note (5) Overdrive lookup table selection. The Overdrive lookup table should be selected in accordance to the

frame rate to optimize image quality.

ODSEL Note

L or Open Lookup table was optimized for 60 Hz frame rate.

H Lookup table was optimized for 50 Hz frame rate.

Note (6) Enable Low color shift function.

LCS Note

L or Open Low color shift off

H Low color shift on

13

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN3-CN8 (Housing): BHR-03VS-1(JST) or equivalent

Pin No. Symbol Description

1 HV High Voltage Pink 2 HV High Voltage White

Note (1) The backlight interface housing for high voltage side is a model BHR-03VS-1, manufactured by JST or

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

Wire Color

equivalent

. The mating header on inverter part number is SM02(8.0)B-BHS-1-TB(LF).

CN9 (Housing): ZHR-2 (JST) or equivalent

Pin No. Symbol Description

1 LV Low Voltage (+) Black 2 LV Low Voltage (-) White

Note (2) The backlight interface housing and return cable for low voltage side is a model ZHR-2 , manufactured

by JST or equivalent. The mating header on inverter part number is S2B-ZR-SM3A-TF(D)(LF) or

equivalent.

Wire Color

8 Female Connectors

BHR-03 S-1(JST)

V

or Equal

1.HV(Pink,+)

2.HV(White,+)

1.HV(Pink,-)

2.HV(White,-)

14

1.HV(Pink,+)

2.HV(White,+)

1.HV(Pink,-)

2.HV(White,-)

1.HV(Pink,+)

2.HV(White,+)

1.HV(Pink,-)

2.HV(White,-)

ZHR-2

Retruen cable

or Equal

1.LV(White)

2.LV(White)

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

5.3 INVERTER UNIT

CN1(Header): S14B-PH-SM3-TB(D)(LF)(JST) or equivalent..

Pin No. Symbol Description

1 2 3 4 5 6 7 8 9

10

11 SE L

12 E_PWM

13 I_PWM

14 BLON Backlight on/off control

VBL +24V Power input

GND Ground

Internal/external PWM selection High : external dimming Low : internal dimming External PWM control signal E_PWM should be connected to low when internal PWM was selected (SEL = low). Internal PWM control signal I_PWM should be connected to ground when external PWM was selected (SEL = high).

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

CN2(Header): S2B-ZR-SM3A-TF(D)(LF)(JST) or equivalent

Pin No. Symbol Description

1 2

CN3-CN8(Header): SM02(8.0)B-BHS-1-TB(LF)(JST) or equivalent.

Pin No. Symbol Description

1 2

Note (1) Floating of any control signal is not allowed.

CCFL COLD CCFL COLD

CCFL HOT CCFL HOT

CCFL low voltage (+) CCFL low voltage (-)

CCFL high voltage CCFL high voltage

15

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

p

G0-G

0

5.4 BLOCK DIAGRAM OF INTERFACE

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

CNF1

R0-R7

-

7

B

-B7

DE

Host

Graphics

Controller

TxIN

PLL

LVDS Transmitter

THC63LVDM83A

(LVDF83A)

Rx0+

-

Rx

Rx1+

Rx1-

Rx2+

Rx2Rx3+

CLK+

51Ө

100pF

51Ө

100

F

51Ө

100pF

51Ө 51Ө

-

100pF

51Ө

100pF

PLL

RxOUT

R0-R7

7

B

-B7

DE

DCLK

Timing

Controller

LVDS Receiver

THC63LVDF84A

R0~R7 : Pixel R Data ,

G0~G7 : Pixel G Data ,

B0~B7 : Pixel B Data ,

DE : Data enable signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is

used differentially.

16

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

5.5 LVDS INTERFACE

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

SIGNAL

SELLVDS

=L or

R0

R1

R2

R3

R4

R5

G0

G1

G2

G3

G4

G5

B0

B1

24

bit

B2

B3

B4

B5

DE

R6

R7

G6

G7

B6

B7

RSVD 1

RSVD 2

RSVD 3

R0~R7: Pixel R Data (7; MSB, 0; LSB)

SELLVDS

OPEN

DCLK 31 TxCLK IN TxCLK OUT+

=H

R2

R3

R4

R5

R6

R7

G2

G3

G4

G5

G6

G7

B2

B3

B4

B5

B6

B7

DE

R0

R1

G0

G1

B0

B1

RSVD 1

RSVD 2

RSVD 3

TRANSMITTER

THC63LVDM83A

PIN INPUT Host TFT-LCD PIN OUTPUT

51

52

54

55

56

3

4

6

7

11

12

14

15

19

20

22

23

24

30

50

2

8

10

16

18

25

27

28

TxIN0

TxIN1

TxIN2

TxIN3

TxIN4

TxIN6

TxIN7

TxIN8

TxIN9

TxIN12

TxIN13

TxIN14

TxIN15

TxIN18

TxIN19

TxIN20

TxIN21

TxIN22

TxIN26

TxIN27

TxIN5

TxIN10

TxIN11

TxIN16

TxIN17

TxIN23

TxIN24

TxIN25

INTERFACE

CONNECTOR

TA OUT0+

TA OUT0-

TA OUT1+

TA OUT1-

TA OUT2+

TA OUT2-

TA OUT3+

TA OUT3-

TxCLK OUT-

Rx 0+

Rx 0-

Rx 1+

Rx 1-

Rx 2+

Rx 2-

Rx 3+

Rx 3-

RxCLK IN+

RxCLK IN-

RECEIVER

THC63LVDF84A

Rx OUT0

27

Rx OUT1

29

Rx OUT2

30

Rx OUT3

32

Rx OUT4

33

Rx OUT6

35

Rx OUT7

37

Rx OUT8

38

Rx OUT9

39

Rx OUT12

43

Rx OUT13

45

Rx OUT14

46

Rx OUT15

47

Rx OUT18

51

Rx OUT19

53

Rx OUT20

54

Rx OUT21

55

Rx OUT22

1

Rx OUT26

6

Rx OUT27

7

Rx OUT5

34

Rx OUT10

41

Rx OUT11

42

Rx OUT16

49

Rx OUT17

50

Rx OUT23

2

Rx OUT24

3

Rx OUT25

5

26 RxCLK OUT DCLK

TFT CONTROL

INPUT

SELLVDS

=L or

OPEN

R0

R1

R2

R3

R4

R5

G0

G1

G2

G3

G4

G5

B0

B1

B2

B3

B4

B5

DE

R6

R7

G6

G7

B6

B7

NC

SELLVDS

=H

R2

R3

R4

R5

R6

R7

G2

G3

G4

G5

G6

G7

B2

B3

B4

B5

B6

B7

DE

R0

R1

G0

G1

B0

B1

NC

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be “H” or( “L” or OPEN)

17

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for

the color. The higher the binary input, the brighter the color. The table below provides the assignment of

color versus data input.

Color

R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0

Black

Red

Green

Basic

Colors

Gray

Scale

Of

Red

Gray

Scale

Of

Green

Gray

Scale

Of

Blue

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Blue

Cyan

Magenta

Ye ll ow

White

Red(0) / Dark

Red(1)

Red(2)

:

Red(253)

Red(254)

Red(255)

Green(0) / Dark

Green(1)

Green(2)

:

Green(253)

Green(254)

Green(255)

Blue(0) / Dark

Blue(1)

Blue(2)

:

Blue(253)

Blue(254)

Blue(255)

0

1

0

1

0

:

1

0

:

0

:

0

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

Data Signal

Red Green Blue

0

1

0

1

0

:

1

0

:

0

:

0

1

0

1

0

:

1

0

:

0

:

0

1

0

1

0

1

0

:

0

1

0

:

0

:

0

1

0

1

0

1

0

1

0

1

0

:

0

1

0

1

0

:

1

0

1

0

1

0

:

0

1

0

1

0

1

0

:

0

:

1

0

:

0

1

0

1

0

1

0

:

0

:

1

0

:

0

1

0

1

0

1

0

:

0

1

0

:

0

1

0

1

0

:

0

1

0

1

0

:

0

:

0

:

1

0

1

0

1

0

:

0

:

0

:

1

0

1

0

1

0

:

0

:

0

:

1

0

1

0

1

0

:

0

:

0

1

0

1

0

:

1

0

1

0

1

18

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

g

y

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

nal Item Symbol Min. Typ. Max. Unit Note

Si

Frequenc

LVDS Receiver Clock

Input cycle to

cycle jitter

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

1/Tc 60 86 88 MHZ

Trcl - - 200 ps

LVDS Receiver Data

Vertical Active Display Term

Horizontal Active Display Term

Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to

low logic level. Otherwise, this module would operate abnormally.

(2) Please refer to 5.1 for detail information.

Setup Time Tlvsu 600 - - ps Hold Time Tlvhd 600 - - ps

Frame Rate

Total Tv 778 795 888 Th Tv=Tvd+Tvb Displa Blank Tvb 10 27 120 Th Total Th 1436 1798 1936 Tc Th=Thd+Thb Displa Blank Thb 70 432 570 Tc -

Fr5 47 50 53 Hz Fr

6 57 60 63 Hz

Tvd 768 768 768 Th -

Thd 1366 1366 1366 Tc -

(2)

INPUT SIGNAL TIMING DIAGRAM

T

v

Tvd

Tvb

DE

DCLK

DE

DATA

Th

T

c

Thb

Valid display data (1366 clocks)

19

Thd

Version 0.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

LVDS RECEIVER INTERFACE TIMING DIAGRAM

RXCLK+/-

RXn+/-

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

Tc

Tlvsu

Tlvhd

1T

14

3T

14

5T

14

7T

14

9T

14

11T

14

13T

14

20

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

Љ

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the

diagram below.

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

Power Supply

V

0.5ЉT1Љ10ms

0

500ms

CC

0V

T

2

50ms

T

3

50ms

T

4

Signals

0V

Backlight (Recommended) 500ms

100ms

T

5

T6

0.9 VCC

CC

0.1V

Power On

CC

0.9 V

0.1Vcc

T

3T1

2

T

T4

VALI D

Power Off

50%

5

T

50%

T

6

Power ON/OFF Sequence

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD

operation or the LCD turns off before the backlight turns off, the display may momentarily become

abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

21

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

y

(

)

(2)

(

)

/

A

(

)

/

(7)

(5)

(

)

y

(

)

(

)

y

(

)

y

(

)

y

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item Symbol Value Unit Ambient Temperature Ta Ambient Humidity Ha Supply Voltage V Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS" Lamp Current I Oscillating Frequency (Inverter) F Frame rate 60 Hz

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should

www.panelook.com

CC

L

W

6mA r 0.3

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

25r2

50r10

5.0 V

62.5r1

Tentative

o

C

%RH

mA

KHz

be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item S

Contrast Ratio CR

Response Time

Center Luminance of White L

verage Luminance of White L White Variation Cross Talk CT - - 4.0 %

Red

Green Color Chromaticity

Viewing Angle

Blue

White

Color Gamut CG

Horizontal

Ver tical

mbol Condition Min. Typ. Max. Unit Note

1200

Gray to gray

average

GW

Rx

R Gx G

Bx (0.143) -

B Wx 0.285 W

T

+

T

-

T

+

-

T

=0q, TY =0q

x

Viewing Normal

Angle

CRt20

- (6.5) ms (3)

500 400

- - 1.3 -

0.652

0.331

0.280

0.601

0.068

0.293 75 % NTSC 88 88 88 88 -

-

cd cd

-

Deg

.

(4)

(6)

(1)

22

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

T

Note (1) Definition of Viewing Angle (Tx, Ty):

Viewing angles are measured by EZ-Contrast 160R (Eldim)

www.panelook.com

Normal

Tx = Ty = 0º

T

yTy-

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

TX- = 90º

6 o’clock

y- = 90º

T

x-

y-

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5)

CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Tx

Tx

y+

12 o’clock direction

T

y+ = 90º

x+

T

X+ = 90º

Note (3) Definition of Gray to Gray Switching Time :

100%

90%

Optical

Response

10%

0%

Gray to gray switching time

23

Gray to gray switching time

ime

Version 0.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

(

)

A

(

)

A

(

)

www.panelook.com

The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each

other .

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

Note (4) Definition of Luminance of White (L

Measure the luminance of gray level 255 at center point and 5 points

L

= L (5)

C

L

= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5

AVE

L (x) is corresponding to the luminance of the point X at the figure in Note (7)

Note (5) Definition of Cross Talk (CT):

CT = | Y

– YA | / YAu 100 (%)

B

Where:

Y

= Luminance of measured location without gray level 0 pattern (cd/m2)

A

Y

= Luminance of measured location with gray level 0 pattern (cd/m2)

B

ctive Area

Gray 128

Y

D,W

A, U

A, R

Y

(D/8,W/2)

A, L

Y

(D/2,7W/8)

A, D

(0, 0)

, L

):

C

AVE

(D/2,W/8)

(7D/8,W/2)

(D/4,W/4)

Y

(D/8,W/2)

B, L

(D/2,7W/8)

Y

B, D

0, 0

ctive Area

Gray 0

Gray 128

Y

(D/2,W/8)

B, U

Y

(7D/8,W/2)

B, R

(3D/4,3W/4)

D,W

24

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature

change during measuring. In order to stabilize the luminance, the measurement should be

executed after lighting Backlight for 1 hour in a windless room.

LCD Module

LCD Panel

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

Center of the Screen

Note (7) Definition of White Variation (GW):

Measure the luminance of gray level 255 at 5 points

GW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

Display Color Analyzer

(Minolta CA210)

Light Shield Room

(Ambient Luminance < 2 lux)

Horizontal Line

D

3D/4D/2D/4

W

W/4

W/2

12

: Test Point

5

X

X=1 to 5

Vertical Line

3W/4

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

34

Active Area

25

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

(1) Do not apply rough force such as bending or twisting to the module during assembly.

(2) It is recommended to assemble or to install a module into the user’s system in clean working areas.

The dust and oil may cause electrical short or worsen the polarizer.

(3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.

(4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the

damage and latch-up of the CMOS LSI chips.

(5) Do not plug in or pull out the I/F connector while the module is in operation.

(6) Do not disassemble the module.

(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and

easily scratched.

(8) Moisture can easily penetrate into LCD module and may cause the damage during operation.

(9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD

modules in the specified storage conditions.

(10) When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the

response time will become slow, and the starting voltage of CCFL will be higher than that of room

temperature.

8.2 SAFETY PRECAUTIONS

(1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling

with the inverter. Do not disassemble the module or insert anything into the backlight unit.

(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In

case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

(3) After the module’s end of life, it is not harmful in case of normal operation and storage.

26

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

9. MECHANICAL CHARACTERISTICS

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

࡛ભሽ՗ٝڶૻֆ׹

%*+/'+

27

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Issued Date: Nov.11, 2005

Model No.: V320B1 - L03

Tentative

࡛ભሽ՗ٝڶૻֆ׹

%*+/'+

28

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Version 0.0

www.panelook.com

CMO V320B1-L03 Specification

Specifications and Main Features

Frequently Asked Questions

User Manual