- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
1.3 APPLICATION
- TFT LCD TVs
- Multi-Media Display
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 697.6845 (H) x 392.256 (V) (31.51" diagonal) mm
Bezel Opening Area 703.8 (H) x 398.4 (V) mm
Driver Element a-si TFT active matrix -
Pixel Number 1366 x R.G.B. x 768 pixel
Pixel Pitch (Sub Pixel) 0.17025(H) x 0.51075 (V) mm
Pixel Arrangement RGB vertical stripe -
Display Colors 16.2M color
Display Operation Mode Transmissive mode / Normally white -
Surface Treatment Anti-Glare coating (Haze 25%),Hard coating (3H) -
(1)
1.5 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal(H) 759 760 761 mm (1)
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical(V) 449 450 451 mm (1)
Depth(D) 36.95 37.95 38.95 mm To PCB cover
Depth(D) 46.4 47.4 48.4 mm To inverter cover
Weight 6300 6500 6700 g
4
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 5
Global LCD Panel Exchange Center
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta Љ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber.
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Value
Min. Max.
- 50 G (3), (5)
NOP
- 1.0 G (4), (5)
NOP
Unit Note
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 65 ºC. The range of operating temperature may degrade in case of improper
thermal management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
so that the module would not be twisted or bent by the fixture.
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8060-20 400 20-40
Version 1.0
www.panelook.com
Page 6
Global LCD Panel Exchange Center
к
)
(1),
(3)
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 6.0 V
Input Signal Voltage VIN -0.3 3.6 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Vol t age V
Power Supply Voltage V
Control Signal Level
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional
operation should be restricted to the conditions described under normal operating conditions.
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Value
Min. Max.
Value
Min.Max.
Ё
030V(1
Ё
-0.37V
3000V
Unit Note
Unit Note
Preliminary
(1)
Ta=2 5
Note (2) No moisture condensation or freezing.
Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control, External PWM
Control and ERR signal for inverter status output.
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 7
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage VCC 4.5 5.0 5.5 V (1)
Power Supply Ripple Voltage VRP - - 100 mV
Rush Current I
- - 3 A (2)
RUSH
White - 0.60A
Power Supply Current
Differential Input High
LVDS
Interface
Threshold Voltage
Differential Input Low
Threshold Voltage
Common Input Voltage V
Terminating Resistor R
Black - 1.40 - A
Vertical Stripe
I
CC
- 1.20 - A
- - +100 mV
V
LVT H
-100 - - mV
V
LVT L
1.125 1.25 1.375 V
LVC
- 100 - ohm
T
Input High Threshold Voltage VIH 2.7 - 3.3 V CMOS
interface
Input Low Threshold Voltage V
0 - 0.7 V
IL
Note (1) The module should be always operated within above ranges.
Value
Unit Note
Preliminary
(3)
Note (2) Measurement Conditions:
+5.0V
R1
200K
(Low to High)
(Control Signal)
SW
R2
1K
Vcc rising time is 470us
Q1 AO4409
2N7002
47K
Q2
VR1
C1
10uF
FUSE
C3
1uF
Vcc
(LCD Module Input)
+5V
0.9Vcc
0.1Vcc
GND
470us
7
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 8
Global LCD Panel Exchange Center
(2)
(2)
Note (3) The specified power supply current is under the conditions at Vcc = 5 V, Ta = 25 ± 2 ºC, fv = 60 Hz,
whereas a power dissipation check pattern below is displayed.
Operating Frequency FO 40 - 70
Lamp Life Time LBL 50,000 -
W
L
S
Min. Typ. Max.
-1250-
4.75.25.7
- -
- -
Value
2450
2360
R
G
G
B
G
B
Ta = 2 5 ± 2 º C)
V
mA
V
V
B
R
G
B
Unit Note
I
RMS
(1)
RMS
RMS
RMS
KHz (3)
Hrs (4)
= 5.2mA
L
, Ta = 0 ºC
, Ta = 25 ºC
8
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 9
Global LCD Panel Exchange Center
g
3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 ºC)
Parameter Symbol
Power Consumption PBL - 110 120 W (5),(6), IL = 5.2mA
Input Voltage VBL 22.8 24 25.2 V
Input Current IBL -5.0-A Non Dimmin
Input Ripple Noise - - - 864 mV
Oscillating Frequency FW 63 66 69 kHz
Dimming frequency FB 150 160 170 Hz
Minimum Duty Ratio D
Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:
MIN
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Value
Min. Typ. Max.
- 20 - %
Unit Note
DC
P-P
VBL=22.8V
Note (2) The lamp starting voltage V
should be applied to the lamp for more than 1 second under starting
S
up duration. Otherwise the lamp could not be lighted on completed.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the
display input signals, and it may result in line flow on the display. In order to avoid interference, the
lamp frequency should be detached from the horizontal synchronous frequency and its harmonics
as far as possible.
Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value
and the effective discharge length is longer than 80% of its original length (Effective discharge
length is defined as an area that has equal to or more than 70% brightness compared to the
brightness at the center point of lamp.) as the time in which it continues to operate under the
condition at Ta = 25 2к and I
= 4.7 ~ 5.7 mA
L
RMS
.
Note (5) The power supply capacity should be higher than the total inverter power consumption P
9
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
. Since
BL
Version 1.0
www.panelook.com
Page 10
Global LCD Panel Exchange Center
the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current
changed as PWM duty on and off. The transient response of power supply should be considered
for the changing loading when inverter dimming.
Note (6) The measurement condition of Max. value is based on 31.5" backlight unit under input voltage 24V,
average lamp current 5.5 mA and lighting 30 minutes later.
3.2.3 INVERTER INTERFACE CHARACTERISTICS
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
No ITEM SYMBOL
1
2
On/Off Control Voltage
3
Internal PWM Control Voltage
4 External PWM Control Voltage
5 VBL Rising Time Tr1 Ё30Ё50 ms
6 VBL Falling Time Tf1 Ё30Ё 50 ms
7 Control Signal Rising Time Tr ЁЁЁ 100ms
8 Control Signal Falling Time Tf ЁЁЁ 100ms
9PWM Signal Rising Time T
10PWM Signal Falling Time T
11 Input impedance R
12 PWM Delay Time T
Error Signal ERR
ON
OFF
MAX
MIN
LO
HI
V
BLON
V
IPWM
V
EPWM
PWMR
PWMF
PWM
IN
TEST
CONDITION
ЁЁЁЁЁ
Ё
Ё
Ё
ЁЁ0Ё
Ё
Ё
MIN TYPEMAX UNIT NOTE
2.0
3.153.3 3.45V Maximum Duty Ratio
2.0
Ё
Ё
0
Ё
Ё
0
5.0 V
0.8 V
5.0 V ON Duration
0.8 V OFF Duration
ЁЁЁ 50 us
ЁЁЁ 50 us
Ё 1 ЁЁ MӨ
Ё 100 300mS
V Minimum Duty Ratio
(1-2)
(Note 2)
13 BLON Delay Time T
14 BLON Off Time T
on
OFF
Ё300Ё500mS
Ё 300Ё500mS
Note (1) The power sequence and control signal timing are shown as the following figure 1.
Note (2)
When inverter protective function is triggered, ERR will output open collector status; In normal operation, the
signal of ERR will output a low level voltage.
10
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 11
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
V
VBLON
V
EPWM
V
IPWM
Tr1
BL
2.0V
0.8V
2.0V
0.8V
3.3V
Ton
Backlight on duration
Tr
Ext. Dimming Function
TPWMR
PWM
T
Floating
T
Tf
PWMF
Floating
Int. Dimming Function
0
0
0
0
Tf1
Toff
V
W
External
PWM
Period
External
PWM Duty
100%
Minimun
Duty
Figure 1
11
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 12
Global LCD Panel Exchange Center
q
(
)
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
RX0(+/-)
RX1(+/-)
RX2(+/-)
RX3(+/-)
RXCLK
Vcc
GND
E_PWM
I_PWM
BLON
+/-
VBL
GND
ERR
CN1
INPUT CONNECTOR
(JAE,FI-X30SSL)
or e
TIMING
ual
INVERTER CONNECTOR
CN1: CI0114M1HR0-LF(14PIN) (CviLux)
or equivalent
CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
CN2: CI1502M1HR0-LF (Cvilux) or equivalent
SCAN DRIVER IC
CN3-CN10:
JST SM02(8.0)B-BHS-1-TB
or equivalent
TFT LCD PANEL
(1366x3x768)
DATA DRIVER IC
BACKLIGHT
UNIT
12
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 13
Global LCD Panel Exchange Center
y
(2)
(2)
(3)
(2)
5. INTERFACE PIN CONNECTION
5.1 TFT LCD MODULE
CNF1 Connector Pin Assignment
Pin No. S
1 NC No connection
2 NC No connection
3 NC No connection
4 GND Ground
5 RX0- Negative transmission data of pixel 0
6 RX0+ Positive transmission data of pixel 0
7 GND Ground
8 RX1- Negative transmission data of pixel 1
9 RX1+ Positive transmission data of pixel 1
10 GND Ground
11 RX2- Negative transmission data of pixel 2
12 RX2+ Positive transmission data of pixel 2
13 GND Ground
14 RXCLK- Negative of clock
15 RXCLK+ Positive of clock
16 GND Ground
17 RX3- Negative transmission data of pixel 3
18 RX3+ Positive transmission data of pixel 3
19 GND Ground
20 NC No connection
21 SELLVDS Select LVDS data format
22 NC No connection
23 GND Ground
24 GND Ground
25 GND Ground
26 VCC Power supply: +5V
27 VCC Power supply: +5V
28 VCC Power supply: +5V
29 VCC Power supply: +5V
30 VCC Power supply: +5V
Note (1) Connector Part No.: JAE,FI-X30SSL-HF or compatible
mbol DescriptionNote
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Note (2) Reserved for internal use. Left it open.
Note (3) Ground: JEIDA, High or OPEN: Normal LVDS format
Please refer to 5.5 LVDS INTERFACE (Page 17)
13
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 14
Global LCD Panel Exchange Center
5.2 BACKLIGHT UNIT
The pin configuration for the housing and leader wire is shown in the table below.
CN3-CN10 (Housing): JST BHR-03VS-1 or equivalent
Pin No. Symbol Description
1 HV High Voltage White
2 HV High Voltage Pink
3 HV High Voltage Blue
4 HV High Voltage White
Note (1) The backlight interface housing for high voltage side is a model BHR-03VS-1, manufactured by JST or
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Wire Color
equivalent
. The mating header on inverter part number is JST SM02(8.0)B-BHS-1-TB
CN2 (Housing): ZHR-2 (JST) or equivalent
Pin No. Symbol Description
1 LV Low Voltage (+) Black
2 LV Low Voltage (-) White
Note (2) The backlight interface housing and return cable for low voltage side is a model ZHR-2 , manufactured
by JST or equivalent. The mating header on inverter part number is S2B-ZR-SM3A-TF(D)(LF) or
equivalent.
8 Female Connectors
BDBR-03(4.0)V-1S
or Equal
1.HV(White,+)
2.HV(Pink,+)
3.HV(Blue,-)
4.HV(White,-)
1.HV(White,+)
2.HV(Pink,+)
3.HV(Blue,-)
4.HV(White,-)
Wire Color
1.HV(White,+)
2.HV(Pink,ʾ)
3.HV(Blue,-)
4.HV(White,-)
1.HV(White,+)
2.HV(Pink,+)
3.HV(Blue,-)
4.HV(White,-)
ZHR-2 or Equal
Return cable
1.LV(Black)
2.LV(White)
14
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 15
Global LCD Panel Exchange Center
5.3 INVERTER UNIT
CN1(Header): CI0114M1HR0-LF(14PIN) (CviLux)
Pin No. Symbol Description
1
2
3
4
5
6
7
8
9
10
11 ERR
12 BLON Backlight on/off control
13 I_PWM Internal PWM control signal
14 E_PWM External PWM control signal
Notice:
VBL +24V Power input
GND Ground
Normal (GND)
Abnormal ( open collector)
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
#PIN 13:Analog Dimming Control (Use Pin 13) : 0V~3.3V and Pin 14 must open.
#PIN 14:PWM Dimming Control (Use Pin 14) : Pin 13 must open.
#Pin 13(I_PWM) and Pin 14(E_PWM) can not open in same period.
CN2(Header): SM02(8.0)B-BHS-1-TB (JST)
Pin No. Symbol Description
1
2
CN3-CN10 (Header): CI1502M1HR0-LF (Cvilux)
Pin No. Symbol Description
1
2
CCFL COLD
CCFL COLD
CCFL HOT
CCFL HOT
CCFL low voltage (+)
CCFL low voltage (-)
CCFL high voltage
CCFL high voltage
15
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 16
Global LCD Panel Exchange Center
G0-G
0
G0-G
p
5.4 BLOCK DIAGRAM OF INTERFACE
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
CNF1
R0-R7
7
-B7
B
DE
Host
Graphics
Controller
TxIN
PLL
LVDS Transmitter
THC63LVDM83A
(LVDF83A)
Rx0+
Rx
-
Rx1+
Rx1-
Rx2+
Rx2-
Rx3+
CLK+
51Ө
100pF
51Ө
51Ө
100
F
51Ө
51Ө
100pF
51Ө
51Ө
51Ө
51Ө
51Ө
100pF
100pF
PLL
-
-
RxOUT
R0-R7
7
B
-B7
DE
DCLK
Timing
Controller
LVDS Receiver
THC63LVDF84A
R0~R7 : Pixel R Data ,
G0~G7 : Pixel G Data ,
B0~B7 : Pixel B Data ,
DE : Data enable signal
Note (1) The system must have the transmitter to drive the module.
Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
16
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 17
Global LCD Panel Exchange Center
5.5 LVDS INTERFACE
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
SELLVDS=
24
bit
H or
OPEN
R0
R1
R2
R3
R4
R5
G0
G1
G2
G3
G4
G5
B0
B1
B2
B3
B4
B5
DE
R6
R7
G6
G7
B6
B7
RSVD 1
RSVD 2
RSVD 3
SIGNAL
SELLVDS=
L
R2
R3
R4
R5
R6
R7
G2
G3
G4
G5
G6
G7
B2
B3
B4
B5
B6
B7
DE
R0
R1
G0
G1
B0
B1
RSVD 1
RSVD 2
RSVD 3
DCLK 31 TxCLK IN TxCLK OUT+
TRANSMITTER
THC63LVDM83A
PIN INPUT Host TFT-LCDPINOUTPUT
51
52
54
55
56
11
12
14
15
19
20
22
23
24
30
50
10
16
18
25
27
28
TxIN0
TxIN1
TxIN2
TxIN3
TxIN4
TxIN6
3
TxIN7
4
TxIN8
6
TxIN9
7
TxIN12
TxIN13
TxIN14
TxIN15
TxIN18
TxIN19
TxIN20
TxIN21
TxIN22
TxIN26
TxIN27
TxIN5
2
TxIN10
8
TxIN11
TxIN16
TxIN17
TxIN23
TxIN24
TxIN25
INTERFACE
CONNECTOR
TA OUT0+
TA OUT0-
TA OUT1+
TA OUT1-
TA OUT2+
TA OUT2-
TA OUT3+
TA OUT3-
TxCLK OUT-
Rx 0+
Rx 0-
Rx 1+
Rx 1-
Rx 2+
Rx 2-
Rx 3+
Rx 3-
RxCLK IN+
RxCLK IN-
RECEIVER
THC63LVDF84A
Rx OUT0
27
Rx OUT1
29
Rx OUT2
30
Rx OUT3
32
Rx OUT4
33
Rx OUT6
35
Rx OUT7
37
Rx OUT8
38
Rx OUT9
39
Rx OUT12
43
Rx OUT13
45
Rx OUT14
46
Rx OUT15
47
Rx OUT18
51
Rx OUT19
53
Rx OUT20
54
Rx OUT21
55
Rx OUT22
1
Rx OUT26
6
Rx OUT27
7
Rx OUT5
34
Rx OUT10
41
Rx OUT11
42
Rx OUT16
49
Rx OUT17
50
Rx OUT23
2
Rx OUT24
3
Rx OUT25
5
26 RxCLK
OUT
TFT CONTROL
INPUT
SELLVDS=
H or
OPEN
R0
R1
R2
R3
R4
R5
G0
G1
G2
G3
G4
G5
B0
B1
B2
B3
B4
B5
DE
R6
R7
G6
G7
B6
B7
NC
NC
NC
DCLK
SELLVDS
=L
R2
R3
R4
R5
R6
R7
G2
G3
G4
G5
G6
G7
B2
B3
B4
B5
B6
B7
DE
R0
R1
G0
G1
B0
B1
NC
NC
NC
R0~R7: Pixel R Data (7; MSB, 0; LSB)
G0~G7: Pixel G Data (7; MSB, 0; LSB)
B0~B7: Pixel B Data (7; MSB, 0; LSB)
DE : Data enable signal
Notes(1) RSVD(reserved)pins on the transmitter shall be “H” or( “L” or OPEN)
17
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 18
Global LCD Panel Exchange Center
5.6 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for
the color. The higher the binary input, the brighter the color. The table below provides the assignment of
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 20
Global LCD Panel Exchange Center
LVDS RECEIVER INTERFACE TIMING DIAGRAM
RXCLK+/-
RXn+/-
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Tc
Tlvsu
Tlvhd
1T
14
3T
14
5T
14
7T
14
9T
14
11T
14
13T
14
20
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 21
Global LCD Panel Exchange Center
Љ
Љ
Љ
Љ
Љ
Љ
Љ
6.2 POWER ON/OFF SEQUENCE
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the
diagram below.
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Power Supply
V
0.5ЉT1Љ10ms
0
0
1s
T
T
2
3
T
CC
0V
50ms
50ms
4
Signals
0V
Backlight (Recommended)
500ms
100ms
T
5
T6
0.9 VCC
CC
0.1V
Power On
CC
0.9 V
0.1Vcc
T
3T1
2
T
T4
VALID
Power Off
50%
5
T
50%
6
T
Power ON/OFF Sequence
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.
21
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 22
Global LCD Panel Exchange Center
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 5.0 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Lamp Current I
Oscillating Frequency (Inverter) F
Frame rate 60Hz
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown in 7.2. The following items should
www.panelook.com
L
W
25r2
50r10
5.2 r 0.5
66r3
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
o
C
%RH
mA
KHz
be measured under the test conditions described in 7.1 and stable environment shown in Note (6).
Item Symbol Condition Min. Typ. Max. UnitNote
Contrast Ratio CR(600)(800)
-
- (2)
Tr (3) (5)
Response Time
ms (3)
Tf (5) (8)
Center Luminance of White L
Average Luminance of White L
White Variation
GW
C
(350)
AVE
T
=0q, TY =0q
x
(400)(500)
(450)
-
-
- - (1.3) - (7)
cd/m
cd/m
2
(4)
2
Cross Talk CT - - (4.0) % (5)
Viewing angle at
normal direction
Typ
-0.03
Typ
+0.03
(6)
Color
Chromaticity
Red
Green
Blue
Rx (0.660) -
Ry (0.328) -
Gx (0.209) -
Gy (0.662) -
Bx (0.147) -
By (0.067) -
White
Color Gamut CG
Horizontal
Viewing Angle
Ver t ical
Wx (0.280) -
Wy
Tx+
T
x
TY+
T
Y
(70) (80) -
CRt10
-
(70) (80) -
(70) (80) -
(60) (70) -
(0.290)
(92) %
-
NTSC
Deg.(1)
22
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 23
Global LCD Panel Exchange Center
T
Note (1) Definition of Viewing Angle (Tx, Ty):
Viewing angles are measured by EZ-Contrast 160R (Eldim)
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Normal
Tx = Ty = 0º
Ty-Ty
TX- = 90º
6 o’clock
T
y- = 90º
x-
y-
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in
Note (7).
Tx
Tx
y+
12 o’clock direction
T
y+ = 90º
x+
TX+ = 90º
Note (3) Definition of Response Time (T
Gray Level 255
100%
90%
Optical
Response
10%
0%
T
, TF) :
R
R
Gray Level 0
23
T
Gray Level 255
F
ime
Version 1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 24
Global LCD Panel Exchange Center
A
(
)
A
(
)
(
)
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Note (4) Definition of Luminance of White (LC, L
Measure the luminance of gray level 255 at center point and 5 points
= L (5)
L
C
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
where L (x) is corresponding to the luminance of the point X at the figure in Note (7).
Note (5) Definition of Cross Talk (CT):
CT = | Y
– YA | / YAu 100 (%)
B
Where:
Y
= Luminance of measured location without gray level 0 pattern (cd/m2)
A
Y
= Luminance of measured location with gray level 0 pattern (cd/m2)
B
ctive Area
Gray 128
Y
Y
D,W
A, U
A, R
(D/2,W/8)
(7D/8,W/2)
Y
(D/8,W/2)
A, L
Y
(D/2,7W/8)
A, D
(0, 0)
AVE
):
ctive Area
Gray 0
Gray 0
Gray 128
Y
(D/2,W/8)
B, U
Y
(7D/8,W/2)
B, R
(3D/4,3W/4)
D,W
(D/4,W/4)
Y
(D/8,W/2)
B, L
Y
(D/2,7W/8)
B, D
0, 0
Note (6) Measurement Setup:
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature
change during measuring. In order to stabilize the luminance, the measurement should be
executed after lighting Backlight for 1 hour in a windless room.
LCD Module
LCD Panel
Center of the Screen
Display Color Analyzer
(Minolta CA210)
Light Shield Room
(Ambient Luminance < 2 lux)
24
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 25
Global LCD Panel Exchange Center
Note (7) Definition of White Variation (GW):
Measure the luminance of gray level 255 at 5 points
GW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Horizontal Line
D
D/4D/23D/4
Vertical Line
W
W/4
W/2
3W/4
12
X
5
34
Active Area
: Test Point
X=1 to 5
25
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 26
Global LCD Panel Exchange Center
8. DEFINITION OF LABELS
8.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
V315B2 -L01 Rev. XX
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
CHI MEI
OPTOELECTRONICS
(a) Model Name: V315B2-L01
(b) Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
(c) Serial ID: X X
X X X X X Y M D L N N N N
X X X X X X X Y M D L N N N N
Serial No.
Product Line
Year, Month, Date
CMO Internal Use
CMO Internal Use
Revision
E207943
MADE IN TAIWAN
RoHS
Serial ID includes the information as below:
(a) Manufactured Date: Year: 0~9, for 2000~2009
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1
(b) Revision Code: Cover all the change
(c) Serial No.: Manufacturing sequence of product
(d) Product Line: 1 -> Line1, 2 -> Line 2, …etc.
CMO Internal Use
st
to 31st, exclude I ,O, and U.
26
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 1.0
www.panelook.com
Page 27
Global LCD Panel Exchange Center
9. PACKAGING
9.1 PACKING SPECIFICATIONS
(1) 4 LCD TV modules / 1 Box
(2) Box dimensions : 906(L) X 384 (W) X 580 (H)
(3) Weight : approximately 31.5Kg ( 4 modules per box)
9.2 PACKING METHOD
Figures 9-1 and 9-2 are the packing method
LCD TV Module
www.panelook.com
Issued Date: Apr. 16, 2007
Model No.: V315B2 - L01
Preliminary
Anti-static Bag
Cushion(Bottom)
Carton
2 pcs Drier
Carton Label
Figure.9-1 packing method
27
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!