G=(0.274,0.583)
B=(0.150,0.094)
W=(0.314,0.331)
*Please refer to “color chromaticity” on p.16
6.2%Typ.
(Typical value measured at CMO’s module)
587.4(H) x 335.2(w). Hardness: 3H
Hardness: 3H
323.712
0.4215(V)
1.3 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Weight 850 g
I/F connector mounting
position
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
(2) Connector mounting position
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
The mounting inclination of the connector makes
the screen center within ±0.5mm as the horizontal.
+/- 0.5mm
4
(2)
Version 2.0
www.panelook.com
Page 5
Global LCD Panel Exchange Center
Issued Date: Dec. 16, 2009
Model No.: V260B1-P12
www.panelook.com
Approval
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON CMO MODULE V260B1-L12)
Item Symbol
Storage Temperature TST -20 +60 ºC (1), (3)
Operating Ambient Temperature TOP 0 50 ºC (1), (2), (3)
Altitude Operating A OP 0 5000 M (3)
Altitude Storage A ST 0 12000 M (3)
Note (1) Temperature and relative humidity range is shown in the figure below.
Min. Max.
Value
Unit Note
(a) 90 %RH Max. (Ta
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Љ
40 ºC).
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
20
10
Storage Range
Note (2) The maximum operating temperature is based on the test condition that the surface temperature of
display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled
chamber. Thermal management should be considered in your product design to prevent the surface
temperature of display area from being over 65 ºC. The range of operating temperature may
degrade in case of improper thermal management in your product design.
Note (3) The rating of environment is base on LCD module. Leave LCD cell alone, this environment condition can’t
be guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module
and LCD module process.
Temperature (ºC)
5
Version 2.0
80 60 -20 40 0 20 -40
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 6
Global LCD Panel Exchange Center
Issued Date: Dec. 16, 2009
Model No.: V260B1-P12
www.panelook.com
Approval
2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)
Storage Condition: With shipping package.
Storage temperature range: 25±5
Storage humidity range: 50±10%RH
Shelf life: a month
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage Vcc -0.3 13.0 V
Input Signal Voltage VIN -0.3 3.6 V
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation
should be restricted to the conditions described under normal operating conditions.
Note (2) No moisture condensation or freezing.
Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control and External PWM
Control.
к
Value
Min. Max.
Unit Note
(1)
6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.0
www.panelook.com
Page 7
Global LCD Panel Exchange Center
www.panelook.com
Issued Date: Dec. 16, 2009
Model No.: V260B1-P12
Approval
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD OPEN CELL
Parameter Symbol
Ta = 25 ± 2 ºC
Value
Min. Typ. Max.
Unit Note
Power Supply Voltage VCC 11.4 12.0 12.6 V (1)
Power Supply Ripple Voltage VRP
Rush Current I
RUSH
White
Power Supply Current
Black
ICC
Vertical Stripe
LVDS
Interface
CMOS
interface
Differential Input High
Threshold Voltage
Differential Input Low
Threshold Voltage
Common Input Voltage V
Terminating Resistor R
Input High Threshold Voltage VIH 2.7
Input Low Threshold Voltage V
V
V
LVT H
LVTL
LVC
T
IL
Ё
Ё
Ё
Ё
+100
Ё
1.125 1.25 1.375 V
Ё
0
Ё
Ё
300 mV
3.0 A (2)
0.2 0.25 A
0.5 0.55 A
0.4 0.45 A
Ё
Ё
100
Ё
Ё
Ё
mV
-100 mV
Ё
ohm
3.3 V
0.7 V
(3)
Ё
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
+12.0V
R1
200K
Q1 AO4409
FUSE
C3
1uF
Vcc
(LCD Module Input)
(Low to High)
(Control Signal)
SW
R2
1K
VR1
47K
Q2
2N7002
C1
10uF
Vcc rising time is 470us
+12V
0.9Vcc
0.1Vcc
GND
470us
7
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.0
www.panelook.com
Page 8
Global LCD Panel Exchange Center
(+/
)
Issued Date: Dec. 16, 2009
Model No.: V260B1-P12
www.panelook.com
Approval
Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 60 Hz,
whereas a power dissipation check pattern below is displayed.
a. White Pattern
Active Area
c. Vertical Stripe Pattern
b. Black Pattern
Active Area
R
G
R
B
G
B
B
R
R
G
G
B
B
R
4. BLOCK DIAGRAM
4.1 TFT LCD OPEN CELL
RX0(+/-)
RX1(+/-)
RX2(+/-)
RX3(+/-)
RXCLK
-
Vcc
GND
(P-TWO(
INPUT CONNECTOR
ك࣑
) 196185-30041)
Active Area
TIMING
CONTROLLER
DC/DC CONVERTER &
REFERENCE VOLTAGE
R
B
G
RR
G
SCAN DRIVER IC
R
G
B
B
B
G
B
TFT LCD PANEL
(1366x3x768)
DATA DRIVER IC
R
8
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.0
www.panelook.com
Page 9
Global LCD Panel Exchange Center
Issued Date: Dec. 16, 2009
Model No.: V260B1-P12
www.panelook.com
Approval
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
CNF1 Connector Pin Assignment
Pin No. Symbol Description Note
1 VCC Power supply: +12V
2 VCC Power supply: +12V
3 VCC Power supply: +12V
4 VCC Power supply: +12V
5 GND Ground
6 GND Ground
7 GND Ground
8 GND Ground
9 SELLVDS Select LVDS data format (2)
10 NC No connection (3)
11 GND Ground
12 RX0- Negative transmission data of pixel 0
13 RX0+ Positive transmission data of pixel 0
14 GND Ground
15 RX1- Negative transmission data of pixel 1
16 RX1+ Positive transmission data of pixel 1
17 GND Ground
18 RX2- Negative transmission data of pixel 2
19 RX2+ Positive transmission data of pixel 2
20 GND Ground
21 RXCLK- Negative of clock
22 RXCLK+ Positive of clock
23 GND Ground
24 RX3- Negative transmission data of pixel 3
25 RX3+ Positive transmission data of pixel 3
26 GND Ground
27 NC No connection (3)
28 NC No connection (3)
29 GND Ground
30 GND Ground
Note (1) CN2 Connector Part No.: P-TWO (ك࣑) 196185-30041 or Equal.
Note (2) Ground or OPEN: Normal, High: JEIDA LVDS format
Please refer to 5.3 LVDS INTERFACE (Page 11)
Note (3) Reserved for internal use. Please leave it open.
9
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.0
www.panelook.com
Page 10
Global LCD Panel Exchange Center
p
Issued Date: Dec. 16, 2009
Model No.: V260B1-P12
www.panelook.com
Approval
5.2 BLOCK DIAGRAM OF INTERFACE
CNF1
Rx0+
-
R0-R7
-
B0-B7
DE
Rx1+
Rx1-
Rx2+
Rx2Rx3+
Rx3-
Host
Graphics
Controller
CLK+
CLK-
LVDS Transmitter
THC63LVDM83A
(LVDF83A)
51
Ө
100pF
51
Ө
51Ө
100
Ө
51
51
Ө
51
51
51
51
51
100pF
Ө
Ө
100pF
Ө
Ө
100pF
Ө
LVDS Receiver
THC63LVDF84A
RxOUT
R0-R7
G0-G7
F
B0-B7
DE
DCLK
Timing
Controller
R0~R7 : Pixel R Data
G0~G7 : Pixel G Data
B0~B7 : Pixel B Data
DE : Data Enable Signal
Note (1) The system must have the transmitter to drive the module.
Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is
used differentially.
10
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.0
www.panelook.com
Page 11
Global LCD Panel Exchange Center
Issued Date: Dec. 16, 2009
Model No.: V260B1-P12
www.panelook.com
Approval
5.3 LVDS INTERFACE
SIGNAL
TRANSMITTER
THC63LVDM83A
INTERFACE
CONNECTOR
RECEIVER
THC63LVDF84A
TFT CONTROL
INPUT
SELLVD=
L or OPEN
R0
R1
R2
R3
R4
R5
G0
G1
G2
G3
G4
G5
B0
B1
24
bit
B2
B3
B4
B5
DE
R6
R7
G6
G7
B6
B7
RSVD 1
RSVD 2
RSVD 3
DCLK 31 TxCLK IN TxCLK OUT+
R0~R7: Pixel R Data (7; MSB, 0; LSB)
SELLVDS
=H
R2
R3
R4
R5
R6
R7
G2
G3
G4
G5
G6
G7
B2
B3
B4
B5
B6
B7
DE
R0
R1
G0
G1
B0
B1
RSVD 1
RSVD 2
RSVD 3
PIN INPUT Host TFT-LCDPINOUTPUT
51
52
54
55
56
3
4
6
7
11
12
14
15
19
20
22
23
24
30
50
2
8
10
16
18
25
27
28
TxIN0
TxIN1
TxIN2
TxIN3
TxIN4
TxIN6
TxIN7
TxIN8
TxIN9
TxIN12
TxIN13
TxIN14
TxIN15
TxIN18
TxIN19
TxIN20
TxIN21
TxIN22
TxIN26
TxIN27
TxIN5
TxIN10
TxIN11
TxIN16
TxIN17
TxIN23
TxIN24
TxIN25
TA OUT0+
TA OUT0-
TA OUT1+
TA OUT1-
TA OUT2+
TA OUT2-
TA OUT3+
TA OUT3-
TxCLK OUT-
Rx 0+
Rx 0-
Rx 1+
Rx 1-
Rx 2+
Rx 2-
Rx 3+
Rx 3-
RxCLK IN+
RxCLK IN-
SELLVD=
L or OPEN
Rx OUT0
27
Rx OUT1
29
Rx OUT2
30
Rx OUT3
32
Rx OUT4
33
Rx OUT6
35
Rx OUT7
37
Rx OUT8
38
Rx OUT9
39
Rx OUT12
43
Rx OUT13
45
Rx OUT14
46
Rx OUT15
47
Rx OUT18
51
Rx OUT19
53
Rx OUT20
54
Rx OUT21
55
Rx OUT22
1
Rx OUT26
6
Rx OUT27
7
Rx OUT5
34
Rx OUT10
41
Rx OUT11
42
Rx OUT16
49
Rx OUT17
50
Rx OUT23
2
Rx OUT24
3
Rx OUT25
5
26 RxCLK OUTDCLK
R0
R1
R2
R3
R4
R5
G0
G1
G2
G3
G4
G5
B0
B1
B2
B3
B4
B5
DE
R6
R7
G6
G7
B6
B7
NC
NC
NC
SELLVDS
=H
R2
R3
R4
R5
R6
R7
G2
G3
G4
G5
G6
G7
B2
B3
B4
B5
B6
B7
DE
R0
R1
G0
G1
B0
B1
NC
NC
NC
G0~G7: Pixel G Data (7; MSB, 0; LSB)
B0~B7: Pixel B Data (7; MSB, 0; LSB)
DE : Data enable signal
Notes (1) RSVD (reserved) pins on the transmitter shall be “H” or “L”.
11
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Version 2.0
www.panelook.com
Page 12
Global LCD Panel Exchange Center
Issued Date: Dec. 16, 2009
Model No.: V260B1-P12
www.panelook.com
Approval
5.4 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for
the color. The higher the binary input, the brighter the color. The table below provides the assignment of color