Connector Part No.: LM123S-010-H-TF1-3 (UNICORN) or equivalent.
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 GND Ground
5 B/L
6 L/R_O Output signal for Left Right Glasses control (7)
7 N.C. No Connection
8 N.C. No Connection
9 N.C. No Connection
10 N.C. No Connection
1 N.C. No Connection
Note (1) Reserved for internal use. Please leave it open.
Note (2) LVDS format selection.
L= Connect to GND , H=Connect to +3.3V or Open
SELLVDSNote
L JEDIA Format
H or Open VESA Format
Note (3) 2D/3D mode selection.
Output signal for backlight on/off control signal , H:
B/L off, L: B/L on (3D only)
H: +3.3V
L: 0V
L= Connect to GND or Open, H=Connect to +3.3V
2D/3D Note
L or Open2D Mode
H 3D Mode
Version 2.0 11 March 2011 9 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (4) Left Right synchronous signal for glasses.
V
=0~0.8 V, VIH=2.0~3.3 V
IL
LR Note
L Right synchronous
H Left synchronous signal
Note (5) 2D/3D, and LR signal pin connected to the LCM side has the following diagram.
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
www.panelook.com
PRODUCT SPECIFICATION
Note (6) SELLVDS signal pin connected to the LCM side has the following diagram.
R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)
Note (7) The definition of L/R_O signal as follows
L= 0V , H= +3.3V
Version 2.0 11 March 2011 10 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
L/R_O Note
L Right glass turn on
H Left glass turn on
Note (8) LVDS 4-port Data Mapping
Port Channel of LVDSData Stream
1st Port First Pixel 1, 5, 9, ……1913, 1917
2nd Port Second Pixel2, 6, 10, ….1914, 1918
3rd Port Third Pixel 3, 7, 11, ….1915, 1919
4th Port Fourth Pixel 4, 8, 12, ….1916, 1920
www.panelook.com
PRODUCT SPECIFICATION
Version 2.0 11 March 2011 11 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4.3 ELECTRICAL CHARACTERISTICS
4.3.1 LCD ELETRONICS SPECIFICATION
Parameter Symbol
Power Supply Voltage VCC 10.8 12 12.6 V (1)
Ripple Voltage VRP - - 300 mV -
Rush Current I
Power Supply Current
Vertical Stripe
Power Consumption PLCD- 7.8 11 Watt (4)
LVDS differential input voltage Vid 200 - 600 mV (5)
LVDS common input voltage Vic 1.0 1.2 1.4 V -
Logic High Input Voltage VIH 2.7 - 3.3 V -
Logic Low Input Voltage VIL 0 - 0.7 V -
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
www.panelook.com
PRODUCT SPECIFICATION
Value
Min. Typ. Max.
RUSH
White - 0.35 0.5 A (3)a
Black - 0.64 0.9 A (3)b
-
-
-
- - 3.8 A (2)
- 0.64 0.9 A (3)c
Unit Note
Note (2) Measurement Conditions:
Version 2.0 11 March 2011 12 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at Vcc = 12.0 V, Ta = 25 ± 2 ºC, Fr =
120Hz, whereas a power dissipation check pattern below is displayed.
www.panelook.com
PRODUCT SPECIFICATION
Note (4) The power consumption is specified at the pattern with the maximum current.
Note (5) VID waveform condition
Version 2.0 11 March 2011 13 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4.3.2 BACKLIGHT UNIT
Normal mode
Parameter Symbol
LED Light Bar Input
Voltage Per Input Pin
LED Light Bar Current
Per Input Pin
LED Life Time LLED 30000 --- --- Hrs (3)
Power Consumption PBL --- 12.3 17.2 W
Peaking mode(reference only)
Parameter Symbol
LED Light Bar Input
Voltage Per Input Pin
LED Light Bar Current
Per Input Pin
Power Consumption PBL --- 4.8 5.8 W
VPIN 33.5 38.4 42 V
IPIN --- 40 56 mA
VPIN --- 42 50.4 V
IPIN --- 80 --- mA
www.panelook.com
PRODUCT SPECIFICATION
Value
Min. Typ. Max.
Value
Min. Typ. Max.
Unit Note
(1),
Duty=100%,
IPIN=40mA
(1), (2)
Duty=100%
(1)
Duty=100%,
IPIN=40mA
Unit Note
(1),
Duty=18%,
IPIN=80mA
(1), (2)
Duty=18%
(1)
Duty=18%,
IPIN=80mA
Note (1) LED light bar input voltage and current are measured by utilizing a true RMS multimeter as shown
below:
Note (2) PBL = IPIN × VPIN × ( 8 ) input pins.
Note (3) The lifetime of LED is defined as the time when LED packages continue to operate under the
conditions at Ta = 25 ±2 and I= (20)mA (per chip) until the brightness becomes кЉ 50% of its
original value.
4.3.3 LIGHTBAR Connector Pin Assignment
Connector: 7083K-F12N-00L , (Entery) or Compatible
CN1
Pin number Description
1 Cathode of LED string
2 Cathode of LED string
Version 2.0 11 March 2011 14 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3 Cathode of LED string
4 Cathode of LED string
5 Not connection, this pin should be open
6 VLED
7 VLED
8 Not connection, this pin should be open
9 Cathode of LED string
10 Cathode of LED string
11 Cathode of LED string
12 Cathode of LED string
www.panelook.com
PRODUCT SPECIFICATION
4.4 LVDS INPUT SIGNAL SPECIFICATIONS
4.4.1 LVDS DATA MAPPING TABLE
LVDS Channel O0
LVDS Channel O1
LVDS Channel O2
LVDS Channel O3
LVDS Channel E0
LVDS Channel E1
LVDS Channel E2
LVDS Channel E3
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order OG0 OR5 OR4 OR3 OR2 OR1 OR0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data order OB1 OB0 OG5 OG4 OG3 OG2 OG1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA OB5 OB4 OB3 OB2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA OB7 OB6 OG7 OG6 OR7 OR6
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order EG0 ER5 ER4 ER3 ER2 ER1 ER0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data orderEB1 EB0 EG5 EG4 EG3 EG2 EG1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA EB5 EB4 EB3 EB2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA EB7 EB6 EG7 EG6 ER7 ER6
Version 2.0 11 March 2011 15 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4.4.2 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the
color. The higher the binary input, the brighter the color. The table below provides the assignment of color
versus data input.
Color
R7 R6 R5 R4 R3 R2 R1 R0
Black
Red
Green
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0) / Dark
Red(1)
Red(2)
:
:
Red(253)
Red(254)
Red(255)
Green(0) / Dark
Green(1)
Green(2)
:
:
Green(253)
Green(254)
Green(255)
Blue(0) / Dark
Blue(1)
Blue(2)
:
:
Blue(253)
Blue(254)
Blue(255)
0
1
0
0
0
1
1
1
0
0
0
:
:
1
1
1
0
0
0
:
:
0
0
0
0
0
0
:
:
0
0
0
0
1
0
0
0
1
1
1
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
www.panelook.com
PRODUCT SPECIFICATION
Data Signal
Red Green Blue
G7G6G5G
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
:
1
0
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
:
1
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
1
1
0
1
1
0
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
G3 G2 G1 G0
4
0
0
0
0
0
0
1
1
1
0
0
0
1
1
1
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
:
:
1
1
1
0
0
0
:
:
0
0
0
:0
:
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
1
0
0
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
1
:
:
:
:
1
0
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
B
B6 B5 B4 B3 B2
7
0
0
0
0
0
0
1
0
0
0
1
1
1
1
1
0
1
1
1
0
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
:
:
:
:
:
:
1
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
1
1
0
1
1
0
1
1
0
0
0
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
B1B
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
0
0
0
0
:0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
0
1
1
1
1
1
0
1
1
1
1
1
Version 2.0 11 March 2011 16 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4.5 DISPLAY TIMING SPECIFICATIONS
(Ta = 25 ± 2 ºC)
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
Frequency
LVDS
Receiver
Clock
Input cycle to
cycle jitter
Spread spectrum
modulation range
Spread spectrum
modulation frequency
www.panelook.com
PRODUCT SPECIFICATION
F
clkin
(=1/TC)
- - 200 ps (3)
T
rcl
clkin_mo
F
d
- - 200 KHz
F
SSM
60 74.25 96.23 MHz -
-2%- F
F
clkin
+2% MHz
clkin
(4)
LVDS
Receiver
Data
Setup Time Tlvsu600 - - ps
(5)
Hold Time Tlvhd600 - - ps
4.5.1 TIMING SPEC FOR FRAME RATE (Fr5 = 100Hz)
Signal Item SymbolMin. Typ. Max. Unit Note
Tv=Tvd+Tv
b
Ё
Ё
(6)
Th=Thd+T
hb
Ё
Vertical
Active
Display
Te rm
2D Mode
3D Mode
2D Mode
Total Tv 111 5 1125 1135 Th
DisplayTvd 1080 1080 1080 Th
Blank Tvb 35 45 55 Th
Total Tv 1524 Th
DisplayTvd 1080 Th
Blank Tvb 444 Th
Total Th 540 550 575 Tc
DisplayThd 480 480 480 Tc
Horizontal
Active
Display
Te rm
3D Mode
Blank Thb 60 70 95 Tc
Total Th 525 Tc
DisplayThd 480 Tc
Blank Thb 45 Tc
4.5.2 TIMING SPEC FOR FRAME RATE (Fr6 = 120Hz)
Signal Item SymbolMin. Typ. Max. Unit Note
Vertical
Active
Display
Te rm
2D Mode
Total Tv 111 5 1125 1135 Th
DisplayTvd 1080 1080 1080 Th
Version 2.0 11 March 2011 17 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Ё
(7)
Tv=Tvd+Tv
b
Ё
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Blank Tvb 35 45 55 Th
Total Tv 1524 Th
3D Mode
2D Mode
Horizontal
Active
Display
Te rm
3D Mode
Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low
logic level. Otherwise, this module would operate abnormally.
Note (2) Please make sure the range of pixel clock has follow the below equation:
F
clkin(max) FЊ r6 Tv ThѼѼ
DisplayTvd 1080 Th
Blank Tvb 444 Th
Total Th 540 550 575 Tc
DisplayThd 480 480 480 Tc
Blank Thb 60 70 95 Tc
Total Th 525 Tc
DisplayThd 480 Tc
Blank Thb 45 Tc
Ё
(6)
Th=Thd+T
hb
Ё
Ё
(7)
Fr5 Tv Th FѼѼЊclkin(min)
INPUT SIGNAL TIMING DIAGRAM
DE
Th
DCLK
Tc
DE
Tvd
Thb
Tv
Tvb
Thd
DATA
Valid display data ( 480 clocks)
Version 2.0 11 March 2011 18 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.
www.panelook.com
PRODUCT SPECIFICATION
Version 2.0 11 March 2011 19 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.
www.panelook.com
PRODUCT SPECIFICATION
LVDS RECEIVER INTERFACE TIMING DIAGRAM
RXCLK+/-
RXn+/-
Tlvsu
Tlvhd
1 T
14
Note (6) Please fix the Vertical timing (Vertical Total =1524 / Display =1080 / Blank = 444) in 3D mode.
3T
14
5T
14
7 T
14
Tc
9T
14
11T
14
13T
14
Note (7) Please fix the Horizontal timing (Horizontal Total =2100 / Display =1920 / Blank = 180) in 3D mode
Version 2.0 11 March 2011 20 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
ЉT2Љ
ЉT3Љ
Љ
Љ
ʳ
4.6 POWER ON/OFF SEQUENCE
4.6.1 POWER ON/OFF SEQUENCE(Ta = 25 ± 2 ºC)
The power sequence specifications are shown as the following table and diagram.
www.panelook.com
PRODUCT SPECIFICATION
0.5ЉT1Љ10ms
50ms
0
50ms
0
500ms
T4
0
0.1V
CC
T
3 T1
T
2
0.1V
T4
cc
LVDS Signals
0
Pow
Power
0ЉT7ЉT2
0ЉT8Љ
T3
T7
8
T
Option Signals
(SELLVDS,2D/3D
LR,)
Backlight (Recommended)
500ms
T
100msЉT6
5
50%
T
5
50%
T
6
Power ON/OFF Sequence
Version 2.0 11 March 2011 21 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Љ
Љ
Љ
Љ
Љ
ʳ ʳ
4.6.2 2D to 3D SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON
VCC
www.panelook.com
PRODUCT SPECIFICATION
CC
0.9V
0.1V
0
CC
0.5ЉT1Љ10ms
0
T
2
50ms
LVDS Signals
0V
Power On
T
1
T2
Scalar send
Black Pattern
0ЉT7ЉT2
10ms
T10
T7
T10
2D/3D
0ЉT9Љ10ms
T12Љ20ms
10
9
T
T12
Scalar Black Pattern
Insertion
Backlight
ON/OFF
500ms
500msЉT11
T
5
T
5
T11
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD
operation or the LCD turns off before the backlight turns off, the display may momentarily become
abnormal screen.
Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If
T2<0,that maybe cause electrical overstress failure.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
Interface signal shall not be kept at high impedance when the power is on.
Version 2.0 11 March 2011 22 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
5. OPTICAL CHARACTERISTICS
5.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 5 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
LED Light Bar Input Current
Per Input Pin
PWM Duty Ratio D 100 %
LED Light Bar Test Converter CMI 27-D041745
5.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown in 5.2. The following items should be
www.panelook.com
PRODUCT SPECIFICATION
25±2
50±10
40 ± 1.2 mADC
I
PIN
o
C
%RH
measured under the test conditions described in 5.1 and stable environment shown in Note (5).
Item Symbol Condition Min. Typ. Max. UnitNote
Red
Color
Green
Chromaticity
(CIE 1931)
Blue
White
Center Luminance of White
(Center of Screen)
Contrast Ratio CR
Response Time
White Variation W
Rx 0.641
Ry 0.339
Gx 0.308
Gy 0.618
Bx 0.159
θ
=0° , θY =0°
By 0.059
Wx 0.313
Wy
2D
3D
L
C
x
CS-2000
R=G=B=255
Gray scale
Typ –
0.03
Typ +
0.03
0.329
250 300 - cd/m2(4), (5)
- 26 - cd/m
700 1000 - - (2), (5)
TR - 0.8 2.5
T
F
θ
=0° , θY =0°
x
=0° , θY =0°
θ
x
- 2.6 5.5
70 - - % (5), (6)
3D-W- 0.4 - %
Crosstalk CT
3D-D
=0° , θY =0°
θ
x
- 20 - %
- (1), (5)
2
(8)
ms (3)
(8)
Viewing Angle
Viewing Angle
Absorption direction of the up
polarizer
Horizontal xΓ - + x+Γ 150 170 -
Vertical yΓ - + y+Γ
Horizontal xΓ - + x+Γ 160 178 ---
Vertical yΓ - + y+Γ
- - 45 - Deg.(7)
up
CR 10Њ
CR 5Њ
140 160 -
150 170 ---
Version 2.0 11 March 2011 23 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Deg.(1), (5)
Deg.(1), (5)
www.panelook.com
Global LCD Panel Exchange Center
Note (1) Definition of Viewing Angle (θx, θy):
www.panelook.com
PRODUCT SPECIFICATION
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
Note (3) Definition of Response Time (T
R
, TF):
Version 2.0 11 March 2011 24 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (4) Definition of Luminance of White (LC):
www.panelook.com
PRODUCT SPECIFICATION
Measure the luminance of gray level 255 at center point
LC = L (5)
L (x) is corresponding to the luminance of the point X at Figure in Note (6).
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 40 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement should
be executed after lighting Backlight for 40 minutes in a windless room.
Note (6) Definition of White Variation (δW):
Measure the luminance of gray level 255 at 9 points
δW = ( Minimum [L (1) ~ L (9)] / Maximum [L (1) ~ L (9)] ) *100%
Version 2.0 11 March 2011 25 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (7) This is a reference for designing the shutter glasses of 3D application. (TN case)
Definition of the absorption direction of the up polarizer:
www.panelook.com
PRODUCT SPECIFICATION
x
ӥ
12 o’clock
direction
The absorption axis of the front polarizer of the shutter glasses should be parallel to this panel absorption
direction to get a maximum 3D mode luminance.
6
o’clock
y
ӥ
Version 2.0 11 March 2011 26 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
ʳʳNote(8) Definition of the 3D mode performance (measured under 3D mode):
a. Test pattern
Left eye image and right eye image are displayed alternated
www.panelook.com
PRODUCT SPECIFICATION
WW
Left eye image: W255; Right eye image: W255
WB
Left eye image: W255; Right eye image: W0
BW
Left eye image: W0; Right eye image: W255
BB
Left eye image: W0; Right eye image: W0
b. Measurement setup
Shutter glasses are well controlled under suitable timing, and measure the luminance of the center
point of the panel through the right eye glass. The transmittance of the glass should be larger than
40.0% under 3D mode operation.
The luminance of the test pattern “WW”, denoted L(WW); the luminance of the test pattern ”WB”,
denoted L(WB); the luminance of the test pattern “BW”, denoted L(BW); the luminance of the test
pattern “BB”, denoted “L(BB)
c. Definition of the Center Luminance of White, Lc (3D) : L(WW)
Version 2.0 11 March 2011 27 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
d. Definition of the 3D mode white crosstalk, CT (3D-W) :
www.panelook.com
PRODUCT SPECIFICATION
)3(
WDCT
≡−
−
−
)()(
BBLWWL
)()(
BBLWBL
ʳʳʳʳʳʳʳDefinition of the 3D mode dark crosstalk, CT (3D-D) :
≡−
)3(
DDCT
−
−
)()(
BWLWWL
)()(
BBLWWL
6. RELIABILITY TEST ITEM
Items Required Condition Note
Temperature Humidity Bias (THB) Ta= 50 , 80%RH, 240hoursк
High Temperature Operation
(HTO)
Low Temperature Operation
(LTO)
High Temperature Storage (HTS) Ta= 60 , 240hoursк
Low Temperature Storage (LTS) Ta= -20 , 240hoursк
Vibration Test
(Non-operation)
Shock Test
(Non-operation)
Thermal Shock Test (TST)
On/Off Test
ESD (Electro Static Discharge)
Air Discharge: ± 15KV, 150pF(330)
Altitude Test
Note (1) criteria : Normal display image with no obvious non-uniformity and no line defect.
Ta= 50 , 50%RH , 240hoursк
Ta= 0 , 240hoursк
Acceleration: 1.5 Grms
Wave: Half-sine
Frequency: 10 - 300 Hz
Sweep: 30 Minutes each Axis (X, Y, Z)
Acceleration: 50 G
Wave: Half-sine
Active Time: 11 ms
Direction : ± X, ± Y, ± Z.(one time for
each Axis)
-20 /30min , 60 / 30min , 100 кк
cycles
25 ,On/10sec , Off /10sec , 30,000 к
cycles
Contact Discharge: ± 8KV,
150pF(330)
Operation:10,000 ft / 24hours
Non-Operation:30,000 ft / 24hours
Note (2) Evaluation should be tested after storage at room temperature for more than two hour
Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so
that the module would not be twisted or bent by the fixture.
The fixing condition is shown as below:
Version 2.0 11 March 2011 28 / 35
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
7. PACKING
7.1 PACKING SPECIFICATIONS
(1) 11 LCD modules / 1 Box
(2) Box dimensions: 620(L) X 348(W) X 430(H) mm
(3) Weight: approximately: 30.5kg (11 modules per box)
7.2 PACKING METHOD
(1) Carton Packing should have no failure in the following reliability test items.