9 RXOC+ Positive LVDS differential clock input. (odd)
10 RXO3- Negative LVDS differential data input. Channel O3(odd)
11 RXO3+ Positive LVDS differential data input. Channel O3 (odd)
12 RXE0- Negative LVDS differential data input. Channel E0 (even)
13 RXE0+ Positive LVDS differential data input. Channel E0 (even)
14 GND Ground
15 RXE1- Negative LVDS differential data input. Channel E1 (even)
16 RXE1+ Positive LVDS differential data input. Channel E1 (even)
17 GND Ground
18 RXE2- Negative LVDS differential data input. Channel E2 (even)
19 RXE2+ Positive LVDS differential data input. Channel E2 (even)
20 RXEC- Negative LVDS differential clock input. (even)
21 RXEC+ Positive LVDS differential clock input. (even)
22 RXE3- Negative LVDS differential data input. Channel E3 (even)
23 RXE3+ Positive LVDS differential data input. Channel E3 (even)
24 GND Ground
25 NC For LCD internal use only, Do not connect
26 NC For LCD internal use only, Do not connect
27 NC For LCD internal use only, Do not connect
28 Vcc +5.0V power supply
29 Vcc +5.0V power supply
30 Vcc +5.0V power supply
Note (1) Connector Part No.:
www.panelook.com
PRODUCT SPECIFICATION
093G30-B0001A(STARCONN) or MSAKT2407P30HA(STM) or equivalent
Note (2) User’s connector Part No:
Mating Wire Cable Connector Part No.: FI-X30H(JAE) or FI-X30HL(JAE)
Mating FFC Cable Connector Part No.: 217007-013001 (P-TWO) or JF05X030-1 (JAE).
Note (3) The first pixel is odd.
Note (4) Input signal of even and odd clock should be the same timing.
Version 2.0 2 May 2011 7 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 8
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
1,1
(odd)
2,1
3,1
1,2
(even)
2,2
1,3
(odd)
1,4
(even)
1,Xmax
Pitch
Pitch
Ymax,1
4.3 ELECTRICAL CHARACTERISTICS
4.3.1 LCD ELETRONICS SPECIFICATION
Parameter Symbol
Power Supply Voltage Vcc 4.5 5.0 5.5 V -
Ripple Voltage VRP - - 300 mV -
Rush Current I
White 0.41 0.53 A (3)a
Power Supply Current
Power Consumption PLCD- 4.9 6.35 Watt (4)
LVDS differential input voltage Vid 200 - 600 mV
LVDS common input voltage Vic 1.0 1.2 1.4 V
Logic High Input Voltage VIH 2.64 - 3.6 V
Logic Low Input Voltage VIL 0 - 0.66 V
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
Note (2) Measurement Conditions:
Black 0.98 1.27 A (3)b
Vertical Stripe
RUSH
-
-
-
Ymax,
Xmax
Value
Min.Typ. Max.
- 1.52 3 A (2)
0.95 1.27 A (3)c
UnitNote
Version 2.0 2 May 2011 8 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 9
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Version 2.0 2 May 2011 9 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 10
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at Vcc = 5.0 V, Ta = 25 ± 2 ºC, Fr = 60Hz,
whereas a power dissipation check pattern below is displayed.
www.panelook.com
PRODUCT SPECIFICATION
Note (4) The power consumption is specified at the pattern with the maximum current.
Note (5) VID waveform condition
Version 2.0 2 May 2011 10 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 11
Global LCD Panel Exchange Center
≤≤≤
4.3.2 Vcc Power Dip Condition
www.panelook.com
PRODUCT SPECIFICATION
Dip condition:
msTdVVccV20,5.40.4
4.3.3 BACKLIGHT UNIT
Parameter Symbol
LED Light Bar Input
Voltage Per Input Pin
LED Light Bar Current
Per Input Pin
LED Life Time LLED 30000 Hrs (3)
Power Consumption PBL --- 10.24 11.2 W
Note (1) LED light bar input voltage and current are measured by utilizing a true RMS multimeter as shown
below:
Note (2) PBL = IPIN × VPIN × ( 8 ) input pins ,
Note (3) The lifetime of LED is defined as the time when LED packages continue to operate under the
conditions at Ta = 25 ±2 к and I= (25)mA (per chip) until the brightness becomes Љ 50% of its
original value.
VPIN 23.2 25.6 28 V
IPIN 0 50 56 mA
Min.Typ. Max.
Value
UnitNote
(1),
Duty=100%,
IPIN=50mA
(1), (2)
Duty=100%
(1)
Duty=100%,
IPIN=50mA
Version 2.0 2 May 2011 11 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 12
Global LCD Panel Exchange Center
Connector: 7083K-F12N-00L(Entery), 161035-12041-3 (P-TWO) or Compatible
www.panelook.com
PRODUCT SPECIFICATION
4.3.4 LIGHTBAR Connector Pin Assignment
Valu eΚA=8.1ΔB=5.5ΔC=6.5
CN1
Pin number Description
1 Cathode of LED string
2 Cathode of LED string
3 Cathode of LED string
4 Cathode of LED string
5 Not connection, this pin should be open
6 VLED
7 VLED
Version 2.0 2 May 2011 12 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 13
Global LCD Panel Exchange Center
8 Not connection, this pin should be open
9 Cathode of LED string
10 Cathode of LED string
11 Cathode of LED string
12 Cathode of LED string
www.panelook.com
PRODUCT SPECIFICATION
4.4 LVDS INPUT SIGNAL SPECIFICATIONS
4.4.1 LVDS DATA MAPPING TABLE
LVDS Channel O0
LVDS Channel O1
LVDS Channel O2
LVDS Channel O3
LVDS Channel E0
LVDS Channel E1
LVDS Channel E2
LVDS Channel E3
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order OG0 OR5 OR4 OR3 OR2 OR1 OR0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data order OB1 OB0 OG5 OG4 OG3 OG2 OG1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA OB5 OB4 OB3 OB2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA OB7 OB6 OG7 OG6 OR7 OR6
LVDS output D7 D6 D4 D3 D2 D1 D0
Data order EG0 ER5 ER4 ER3 ER2 ER1 ER0
LVDS output D18 D15 D14 D13 D12 D9 D8
Data orderEB1 EB0 EG5 EG4 EG3 EG2 EG1
LVDS output D26 D25 D24 D22 D21 D20 D19
Data order DE NA NA EB5 EB4 EB3 EB2
LVDS output D23 D17 D16 D11 D10 D5 D27
Data order NA EB7 EB6 EG7 EG6 ER7 ER6
Version 2.0 2 May 2011 13 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 14
Global LCD Panel Exchange Center
4.4.2 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the
color. The higher the binary input, the brighter the color. The table below provides the assignment of color
versus data input.
Color
R7 R6 R5 R4 R3 R2 R1 R0
Black
Red
Green
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0) / Dark
Red(1)
Red(2)
:
:
Red(253)
Red(254)
Red(255)
Green(0) / Dark
Green(1)
Green(2)
:
:
Green(253)
Green(254)
Green(255)
Blue(0) / Dark
Blue(1)
Blue(2)
:
:
Blue(253)
Blue(254)
Blue(255)
0
1
0
0
0
1
1
1
0
0
0
:
:
1
1
1
0
0
0
:
:
0
0
0
0
0
0
:
:
0
0
0
www.panelook.com
PRODUCT SPECIFICATION
Data Signal
RedGreen Blue
G7G6G5G
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
1
0
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
:
1
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
1
1
0
1
1
0
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
G3 G2 G1 G0
4
0
0
0
0
0
0
1
1
1
0
0
0
1
1
1
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
:
:
1
1
1
0
0
0
:
:
0
0
0
:0
:
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
1
0
0
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
1
:
:
:
:
1
0
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
B
B6 B5 B4 B3 B2
7
0
0
0
0
0
0
1
0
0
0
1
1
1
1
1
0
1
1
1
0
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
:
:
:
:
:
:
1
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
1
1
0
1
1
0
1
1
B1B
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
:0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
1
0
1
1
1
1
1
1
0
1
1
1
1
1
1
Version 2.0 2 May 2011 14 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 15
Global LCD Panel Exchange Center
4.5 DISPLAY TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
SignalItemSymbolMin.Typ.Max.UnitNote
LVDS Clock
Vertical Display Term
Horizontal Display Term
Note: Because this module is operated by DE only mode, Hsync and Vsync input signals are ignored.
www.panelook.com
PRODUCT SPECIFICATION
FrequencyFc 58.54 74.2598 MHz -
Period Tc - 13.47- ns
Input cycle to
cycle jitter
Input Clock
to data skew
Spread
spectrum
modulation
range
Spread
spectrum
modulation
frequency
Frame RateFr 50 60 75 Hz Tv=Tvd+Tvb
Total Tv 1115 11251136 Th -
Active
Display
Blank Tvb 35 45 56 Th -
Total Th 1050 11001150 Tc Th=Thd+Thb
Active
Display
Blank Thb 90 140 190 Tc -
-0.02*Tc- 0.02*Tc ns (1)
T
rcl
TLVCCS- - 400 (2)
Fclkin_
mod
F
SSM
Tvd 1080 10801080 Th -
Thd 960 960 960 Tc -
0.97*Fc - 1.03*Fc MHz
(3)
- - 200 KHz
INPUT SIGNAL TIMING DIAGRAM
Version 2.0 2 May 2011 15 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 16
Global LCD Panel Exchange Center
Note (1) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T1 – TI
Note (2) Input Clock to data skew is defined as below figures.
www.panelook.com
PRODUCT SPECIFICATION
Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.
Version 2.0 2 May 2011 16 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 17
Global LCD Panel Exchange Center
4.6 POWER ON/OFF SEQUENCE
The power sequence specifications are shown as the following table and diagram.
www.panelook.com
PRODUCT SPECIFICATION
Timing Specifications:
Parameters
T1 0.5 - 10 ms
T2 0 - 50 ms
T3 450 - - ms
T4 90 - - ms
T5 0 - 50 ms
T6 5 - 150 ms
T7 500 - - ms
Note (1) The supply voltage of the external system for the module input should be the same as the definition
of Vcc.
Note (2) When the backlight turns on before the LCD operation of the LCD turns off, the display may
momentarily become abnormal screen.
Note (3) In case of VCC = off level, please keep the level of input signals on the low or keep a high
impedance.
Note (4) T4 should be measured after the module has been fully discharged between power off and on
period.
Note (5) Interface signal shall not be kept at high impedance when the power is on.
MinTyp. Max
Valu es
Units
Note (6) CMI wonϗt take any responsibility for the products which are damaged by the customers not
following the Power Sequence.
Note (7) There might be slight electronic noise when LCD is turned off (even backlight unit is also off). To
avoid this symptom, we suggest "Vcc falling timing" to follow "t6 spec".
Version 2.0 2 May 2011 17 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 18
Global LCD Panel Exchange Center
5. OPTICAL CHARACTERISTICS
5.1 TEST CONDITIONS
ItemSymbolValue Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 5 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
LED Light Bar Input Current
Per Input Pin
PWM Duty Ratio D 100 %
LED Light Bar Test Converter CMI 27-D041745
5.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown in 5.2. The following items should be
www.panelook.com
PRODUCT SPECIFICATION
25±2
50±10
50 ± 1.2 mA
I
PIN
o
C
%RH
DC
measured under the test conditions described in 5.1 and stable environment shown in Note (5).
ItemSymbolConditionMin.Typ. Max.UnitNote
Red
Color
Green
Chromaticity
(CIE 1931)
Blue
White
Center Luminance of White
(Center of Screen)
Contrast Ratio CR
Response Time
White Variation
Viewing Angle
Viewing Angle
Horizontal
Vertical
Horizontal
Vertical
Rx 0.641
Ry 0.338
Gx 0.311
Gy 0.619
=0° , θY =0°
θ
Bx 0.159
By 0.059
Wx 0.313
x
CS-2000
R=G=B=255
Gray scale
Wy
L
C
Typ –
0.03
Typ +
0.03
0.329
200 250 - cd/m2(4), (5)
700 1000 - - (2), (5)
TR - 1.5 2.5
T
F
δW
θx- + θx+
θy- + θy+
θx- + θx+
θy- + θy+
θ
=0° , θY =0°
x
θ
=0° , θY =0°
x
USB2000
CR Њ 10
USB2000
CR Њ 5
USB2000
- 3.5 5.5
70 % (5), (6)
150 170 140 160 160
150
178 --170 ---
Deg.(1), (5)
Deg.(1), (5)
- (1), (5)
ms (3)
Version 2.0 2 May 2011 18 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 19
Global LCD Panel Exchange Center
Note (1) Definition of Viewing Angle (θx, θy):
www.panelook.com
PRODUCT SPECIFICATION
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L255 / L0
L255: Luminance of gray level 255
L 0: Luminance of gray level 0
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
Note (3) Definition of Response Time (T
R
, TF):
Version 2.0 2 May 2011 19 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 20
Global LCD Panel Exchange Center
Note (4) Definition of Luminance of White (LC):
Measure the luminance of gray level 255 at center point
L
= L (5)
C
L (x) is corresponding to the luminance of the point X at Figure in Note (6).
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 40 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement should
be executed after lighting Backlight for 40 minutes in a windless room.
www.panelook.com
PRODUCT SPECIFICATION
Note (6) Definition of White Variation (δW):
Measure the luminance of gray level 255 at 9 points
δW = ( Minimum [L (1) ~ L (9)] / Maximum [L (1) ~ L (9)] ) *100%
Version 2.0 2 May 2011 20 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 21
Global LCD Panel Exchange Center
6. PACKING
6.1 PACKING SPECIFICATIONS
(1) 20 LCD modules / 1 Box
(2) Box dimensions: 836(L) X 660(W) X 163(H) mm
(3) Weight: approximately: 42kg (20 modules per box)
6.2 PACKING METHOD
(1) Carton Packing should have no failure in the following reliability test items.
Test Item Test Conditions Note
Vibration
www.panelook.com
PRODUCT SPECIFICATION
ISTA STANDARD
Random, Frequency Range: 1 – 200 Hz
Top & Bottom: 30 minutes (+Z), 10 min (-Z),
Right & Left: 10 minutes (X)
Back & Forth 10 minutes (Y)
Non Operation
Figure. 6-1 Packing method
Version 2.0 2 May 2011 21 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 22
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Figure. 7-3 Packing method
Version 2.0 2 May 2011 22 / 27
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 23
Global LCD Panel Exchange Center
,
Q
,
y
7. CMI MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following
explanation.
(a) Model Name: M236HGE-L1S
www.panelook.com
PRODUCT SPECIFICATION
(b) Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
Day: 1~31=1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U.
L Product line # Line 1=1, Line 2=2, Line 3=3, …
NNNN Serial number Manufacturing sequence of product
(d) Customer’s barcode definition:
Serial ID: CM-N63A2-X-X-X-XX-L-XX-L-YMD-NNNN
Code Meaning Description
CM Supplier code CMI=CM
N6E1S Model number M236HGE-L1S= N6E1S
Month: 1~12=1, 2, 3, ~, 9, A, B, C
X Revision code Non ZBD: 1,2,~,8,9 / ZBD: A~Z
X Source driver IC code
X Gate driver IC code
XX Cell location Tainan Taiwan=TN, Ningbo China=CN, Hsinchu Taiwan=SC
L Cell line # 1,2,~,9,A,B,~,Y,Z
XX Module location Tainan, Taiwan=TN ; Ningbo China=NP, Shenzhen China=SH
L Module line #
YMD Year, month, day
NNNN Serial number By LCD supplier
Century=1,CLL=2,Demos=3,Epson=4,Fujitsu=5,Himax=6,Hitachi=7,
Hynix=8,LDI=9,Matsushita=A,NEC=B,Novatec=C,OKI=D,Philips=E,
Renasas=F,Samsung=G,Sanyo=H,Sharp=I,TI=J,Topro=K,
To shi ba = L