PartⅡ: Function Introduction of Main IC ……………………...…………………………….6
2.1 Main components and function…………………………………………………………6
2.2 Main components function introduction……………………………………………….6
2.2.1 Main tuner TAD 5-U2I23RW……………………………………………………....6
2.2.2 Sub tuner TMI4-U22P2RW………………………………………………………..6
2.2.3 GM1501……………………………………………………………………………..7
2.2.4 TDA8759…………………………………………………………………………...11
2.2.5 TPA3002D2………………………………………………………………………..14
2.2.6 SM5302AS………………………………………………………………………...16
2.2.7 SAA7115…………………………………………………………………………...17
2.2.8 UOC3 TDA1501 1H……………………………………………………………….20
PartⅢ:
Analysis of Signal process Flowchart andkey point measure data……….…………...24
3.1 Video signal process flow……………………………………………………………….24
3.2 Sound process flow……………………………………………………………………...24
3.3 TV power supply system………………………………………………………………..24
3.4 Main components and sockets location and definitions on main board assembly….26
3.5 Key point waveform diagram………………………………………………………….27
PartⅣ: Maintenance Procedure and Examples of Typical troubleshooting .………………...34
PartⅤ: Spare Part Lists..…..………………………………………………………………….35
PartⅥ: Factory Setup and notice…………………..…………………………………………37
Annex: 1. Circuit Schematic Diagram
2. Final Assembly Diagram
3. Final Wiring Connection Diagram
Page 3
3
PartⅠ: Specifications and Composition
1.Models for LS08 Chassis, F series :
26 inch TV, 27 inch TV, 32 inch TV, 37 inch TV
2.Main feature:
● Radio Frequency input; support CATV
Capable to receive the full CATV programs.
● AV input
Capable to receive PAL, NTSC, SECAM color systems; Very convenient to watch VCR (video cassette recorder),
Pickup Camera, other Disc’s programs
● AV output
Capable to transmitting signal of different AV/RF systems to other AV receivers through the current AV cable.
● Y/C component signal input (same to S-Video input)
Convenient to receive the Y/C high definition component signal from DVD etc.
●YPbPr input
Capable to receive the high definition YPbPr signal in 480i, 480p, 576i, 720p, 1080i, and 1080p formats
● PC input
a. Convenient to connect with the host computer
b. Use as the display terminal
c. Connect the 3.5mm(diameter) audio cord to your computer’s sound card, you can listening the beautiful music
transmitted from your host computer
● DVI input
Convenient to receive DVI signal
● PIP, POP , PB P function
● Turn on with intelligence
● Zoom mode
● LTI, CTI, and black field
● BBE sound technology
● MTSsound technology
● Trusurround sound technology
● Full-light display
● quality of Picture improving function
● Flushtone enhancement and improvement
● Super definition display panel
● 3:2, 2:2 Pull Down
● TV program scan function
● Timer function
Automatically on/off at certain preset time, and enters into the standby mode.
● Blue background mute noise
In TV, AV1, A V2 and YPbPr modes, screen displays gentle blue background if there is no signal input
● Auto Off if no signal input
In TV mode, the LCD TV will automatically power off within 15 minutes and enter into the Power Energy Saving
Mode if there is no signal input.
● Multi language on-screen display menu
Ordinary and graphical user interface makes the menu operation more user-friendly.
● Power Energy Saving Mode (power management mode)
In PC mode, the LCD TV will automatically power off within 30 seconds and enter into the Power Energy Saving
Page 4
4
Mode if there is no VGA signal input. It will automatically exit from the Power Energy Saving Mode and work
again when it received a valid VGA signal or press any button on the panel/remote control.
● Plug and Play
It is no need to equip any installation software when the product is used as computer terminal display equipment
● Auto adjustment
Adjust the picture’s quality automatically.
● No flicker, no radiation, environment- protective and healthy
● Legerity, convenient, low power consumption
● Favorite channel, favorite channels can be selected conveniently.
3. Unit circuit Composition:
LS08 chassis LCD TV is mainly composed of regulator circuit、RF circuit、video processor circuit、Power Amplify
circuit、Analog Video circuit、System Control circuit and Key Control circuit, block diagram of unit circuit is below:
4. PCB assembly introduction:
It is mainly composed of TV Board、Side AV board、Remote Control Receiving board 、K Board and Main Board.
Herein introduce function of each PCB assembly:
Page 5
5
Number Parts Description
n Board
TV Board
It is mainly composed of two tuners (main and sub tuners) . The main tuner demodulates
Remote Control
in Power
ide AV board
1 Mai
assembly
2
assembly
3
Receiving
assembly
4 Built-
Board
assembly
5 K Board
assembly
6 Screen
assembly
7 S
assembly
It is the core of signal processing for LCD TV, which takes responsibility of transforming
outer signal into the uniform digital signal identified by LCD display with control of
System circuit. TV and AV signals input from TV Board are decoded by UOCIII to output
RGB signal, A/D converted by TDA8759,output 24bit RGB digital signal, then it is
processed by GM1601/GM1501 to accomplish format convert, produce LVDS signal
displayed on the screen. In addition, signals input from YPbPr、VGA、DVI would
directly enter into GM1501 to process 、format convert and on screen display.
RF signal to IF signal, and the sub tuner produces CVBS signal, all signals are transferred
and sent to the main board to do corresponding process.
It is composed of one indicator light and one remote control receiving head, which enable
Users operate the TV conveniently and know its current working status simply with a
remote control box.。
It can transform AC 220V into multiple DC power, including +24V,+12V,+5V and +5VS
standby power supply .
It consists of 7 function buttons by which users can operate the TV freely.
Screen for LS08 has built-in inverter which change DC to high voltage AC signal to
lighten the back light lamp; The LCD panel use it to display the image after the image
signal has been processed by the main board.
It is used to earphone output ,AV input and S-video input
14 U400 TDA8759HV/8/C1 Video signal A/D converter
15 U5 TDA9178T/N1 Video signal picture quality improvement
16 U600
U302,U303
24LC21A T/SN EEPROM
Flash,unit control program inside
Frame buffer
2.Main component Function Introduction
⑴ M ain Tuner (TAD5-U2I23RW)
1 AGC Auto gain control
4 SCL IIC bus (Clock)
5 SDA IIC bus (Data)
6 NC NC
7 +5V Power supply
8 NC NC
9 30V To produce 0~30V tune voltage
⑵ Sub Tuner (TMI4-U22P2RW):
1 AGC Auto gain control
2 NC NC
3 ADD Ground
4 SCL IIC bus (Clock)
5 SDA IIC bus (Data)
Page 7
7
6 NC NC
11
IF
IF output (NC)
12
IF
IF output (NC)
L4
AHSYNC
ADC horizontal synchronization signal input
N2
VGA-SCL
VGA clock input
D1、D2
RED+、RED-
Red analog signal input
C3
SOG
Green pedestal synchronization signal
7 +5V Power supply
8 NC NC
9 33V To produce 0~30V tune voltage
10 NC NC
13 SW0 Band control
14 SW1 Band control
15 NC NC
16 SIF NC
17 AGC Auto gain control
18 VEDIO CVBS signal output
19 +5V Power supply
20 AUDIO NC
(3)GM1501
GM1501 is a kind of dual channels image and video processing chip, which is mainly used for LCD displays and TV
integrated products. With the resolution of WUXGA, it not only supports PIP technology, but also include all IC function
of picture snap, process and display clock control. It integrates high speed AD converter, PLL, high reliability DVI
receiver , X86 series microprocessor and LVDS converter inside. Its main feature is as below:
● High quality image zoom function
● Analog RGB signal input interface
● Intelligent input signal mode auto identification;
● Integrated high performance PLL output
● High-reliable self-adaptive DVI input interface;
●4:4:4/4:2:2/CCR656/601 8/16/24bit digital video interface;;
● Embedded adjustment circuit for gain、contrast、brightness、color saturation、hue and skin color;
● technology of reducing EMI power consumption efficiently;
●small angle oblique ripple process;
● High quality video process technology;
● Programmable output format;
● Embedded LVDS transmitter;
● Advanced OSD;
● Embedded micro controller
Pin Description:
Pin Name Description
Analog signal input port
L3 AVSYNC ADC vertical synchronization signal input
N1 VGA-SDA VGA data input
Page 8
8
C1、C2
GREEN+、-
Green analog signal input
B1、B2
BLUE+、BLUE-
Blue analog signal input
A2,B3,E3,D3
ADC3.3
ADC3.3Vpower supply
A3,A4
ADC1.8
ADC1.8Vpower supply
DVI input port
DVI-1.8
DVI 1.8V power supply
ADC analog input channel
OCM port control signal
R2
OCM_REn
Read enable signal
M2
OCM_UDI
OCM data input
Standard definition video control port
A5,B4
C4,D4,E1,E2,E4
ADC-DGND ADC digital ground
ADC-AGND ADC analog ground
DVI import port
N4
N3
A6,B6 RXC+,RXCA8~A10
B8~B10
DVI-SCL
DVI-SDA
~RX2+
RX0+
RX0-~RX2-
DDC interface , serial clock signal
DDC interface ,serial data signal
DVI clock input signal
B11 REXT External interrupt resistance
C6~C11
DVI-3.3 DVI 3.3V power supply
D6、D8~D10
A7,A11,B5,B7,C7,D7
DVI-GND DVI ground
D11
Low bandwidth ADC port
C13 LBADC-33 ADC3.3Vpower supply
A12,B12,C12 LBADC_IN1~
LBADC_IN3
D12 LBADC_RETURN Channel analog ground
D13 LBADC-GND Power supply voltage analog ground
OCM bus port
AA1~AA3,Y1~Y3,
W1~W3,V1~V4,
OCMADDR0~
OCMADDR19
Address input output port
U1~U4,T1~T3
AB1~AB3,AC1~AC3,
AD1~AD4,AE1~AE3,
OCMDATA0~
OCMDATA15
Data input output port
AF1~AF3
R1,T4,P1,P2
R3 OCM_WEn Write enable signal
L1
L2
M1 OCM_UDO OCM data output
D25 OCM_TIMER1 OCM timer input
D16 SVCLK SV pixels clock input
C14 SVHSYNC SV horizon synchronization signal input
B14 SVVSYNC SV vertical synchronization signal input
A14 SVODD Scan status input
ROM_CSn~
ROM_CS2n
OCM_INT2
OCM_INT1
chip selection signal
Interrupt
Page 9
9
A17 SVDV SV data input
Standard definition video data port
A20
VCLK
Video pixels clock signal
D19
VHS_CSYNC
Video horizonl synchronization signal input
C20
VVS
Video vertical synchronization signal input
B22,C21,C22,D21
B23,B24,B25,A24
VBLU7~ VBL U0
Blue pedestal signal or U/Cb/Pb signal input
PWM2 ~PWM0
Pulse width modulation output
AE14~AE16,AE19~
AF19~AF23,AF11
A0-~A3-, A0+~A3+
Low voltage difference data input
AE12,AF12,
AC+,AC-,BC+,BC-
Low voltage difference protect input
AE17
VDDD33_LVDS
Analog power supply
D14,D15,A15,A16,
B15,B16,C15,C16
SVDATA7~
SVDATA0
SV ITU656 data input
Video Control Port
B20 VODD Scan status input
D20 VDV (VSOG) Video data input
B17 VCLAMP Video clamp enable output
A21,A22,A23,B21,
C17,C18,C19,A18
A19,B18,B19,D18
A25,C23,C24,D24
VGRN7~ VGRN0 Green pedestal signal or Y signal input
VRED7~ VRE D0
Red pedestal signal or V/Cr/Pr signal input
Screen Control Port
A26 PPWR Screen power control
B26 PBIAS Screen bias control
D26,C25,C26
AC7 DCLK Pixels clock output
AC16 OEXTR Connect external LVDS bias resistance
LVDS Port
AE23,AF13~AF16
AD14,AD11,AE13
AE11,AC11,AF10
B0-~B3-, B0+~B3+
LVDS_SHIELD[5] ~
LVDS_SHIELD[0]
Low voltage difference protect output
AF20,AE20
Screen Port Power Supply
AD12,AD13,AC12 LVDSB_3.3 LVDS B channel power supply
AC13,AC14,AC15 LVDSB_GND B channel ground
AC20,AC21,AC22 LVDSA_3.3 LVDS A channel power supply
AD19,AC19,AC20 LVDSA_GND A channel ground
AD17 VSSD33_LVDS Analog ground
Clock synthesis and Power Supply
G4 XTAL Crystal oscillator interface
F2
VDDD33_PLL,
Digital power supply
H1 VDDD33_SDDS
J1 VDDD33_DDDS
G2 VSSD33_PLL Digital ground
Page 10
10
J4 VSSD33_SDDS
K4
VSSD33_DDDS
F4
VDDA33_RPLL
G1
VDDA33_FPLL
K2
ACS_RSET_HD
External resistance terminal
System Signal
W25
FSVREF
Reference voltage input
W24
FSVREFVSS
Reference voltage ground
L26
FSDQS
Data filter
N23~N26,…….
T24,T25,U25,U26
FSDQM3~ FSDQM0
Data output mark
AA24~AA26
FSADDR11~
Row and column address output
E23, F23, H23, J23,
FS_2.5
2.5V power supply
K25
VSSA18_DLL
Power supply ground
Analog power supply
H3 VDDA33_SDDS
J3 VDDA33_DDDS
F3 VSSA33_RPLL Analog ground
H4 VSSA33_FPLL
H2 VSSA33_DDDS
J2 VSSA33_DDDS
G3 TCLK Reference clock signal input
K1 RESETn Reset signal
M3,M4 IR0,IR1
P4 MSTR_SCL Master clock output signal
P3 MSTR_SDA Master data output/input signal
R4 EXTCLK External clock input
Frame buffer interface
U24,U23 FSCLKp,FSCLKn Differential store clock output
V24,V25 FSRAS,FSCAS Address output
V26 FSWE Write enable terminal
W26 FSCKE Read enable terminal
J24 FSVREF Reference voltage input
K26 FSVREFVSS Reference voltage ground
F24~F26,G23~G26
H24~H26,J25,J26,
R24~R26,P24~P26
Y26
Y25
AB24~AB26,
AC24~AC26
AD24~AD26
L23,M23,P23, R23,
T23,V23,W23,Y23,
AA23,AB23,AC23
K23 VDDA18_DLL 1.8V power supply
Digital power supply
FSDATA31~
FSDATA0
FSBKSEL1
FSBKSEL0
FSADDR0
,
Data input output port
Layer select address
Page 11
11
K10,K11,K16,K17,
T17,U10,U11,U16,U17
K3,F1
L11,L16,T11,T16,
CORE_1.8 1.8V power supply
D23, W4,Y4, AA4,
AB4,AC4,AC6,D17,
IO_3.3
D22,AC8,AC10
K12,K13,K14,K15,
L10,L12,L13,L14,
D_GND
L15,L17,M10,M11,
M12,M13。。。。。。
A1,AC,D5,AC17,
NO_CONNECT
GM1501internal block Diagram:
3.3V power supply
Power ground
NC
(4) Brief Introduction of TDA8759:
TDA8759 is a triple 8-bit video converter interface. Sample rate is up to 81 Mbps .The IC can convert analog RGB
signal into a 24bit RGB digital signal o, or converts analog YUV or YCbCr signal into a YUV or RGB digital.
The IC supports resolutions from 480i and VGA to HDTV and XGA.
● Triple 8-bit Analog-to-Digital Converter (ADC)
●Three independent I2C selectable analog video sources
●Auto detect to interlace scan video signal
●1.8V and 3.3Vsupplies
● Low gain temperature shift
Page 12
12
●Output format support RGB 4:4:4, YUV 4:4:4, YUV 4:2:2 ,CCIR 656 or YUV 4:2:2 ;
1
HREF
Horizon reference output
3,13,21,29,
VDDO
Video port output supply voltage
38,46,165
11,116,130,132
VDDC
Power supply port
●I²C bus control
●Programmable clock phase correct circuit inside
●100 MHz Amplifier bandwidth
●Integrated PLL distribution
●Power-Down mode
TDA8759 internal schematic Diagram:
Pin Description:
Pin Name Description
2 VCLK Video clock output
37,45,164
4,14,22,30
7,8,9,10,
15,16,17,18
12,117,159 CGND Ground
23~28,31,32 VPB0~VPB7 Video port B
35,36,39~44 VPC0~VPC7 Video port C
OGND Video port output ground
VPA0~VPA7 V ideo port A
Page 13
13
47,53,57,58,55
81,83,85,86,
52,51,50
B/Pb1~ B/Pb3
Blue/blue-chrominance channel analog input
56
BIAS
Bias input
65,64,63
G/Y1~G/Y3
Green/luminance analog input
74,73,72
SOG/Y1~SOG/Y3
Sync on green//luminance input
94
OE
Output enable signal input
96
A0
I²C bus address control signal input
108~110
H(C)SYNC1~
Horizon (color)synchronization signal input
114
DIS
I²C bus disable control signal input
118
SDA
I²C bus data input/output
119
SCL
I²C bus clock input
168
HS
Horizon synchronization signal input
169
VS
vertical synchronization signal input
170
CS
Color synchronization signal output
171
ORR/V
Red / chrominance ADC output
60,66,70,71,75
AGND Analog ground
48,54,59,61,67
VDDA Power supply port
69,76,82,85,87,88
49 REFB/Pb Blue/blue-chrominance channel reference input signal
TST0~TST17 Reserved for test
112,121,122,
124,125,160~163
93 PD Power-down control input
102 COAST PLL control signal input
103 GAIN Gain input
104 CLAMP Clamp input
105~107 VSYNC1~VSYNC3 Vertical synchronization signal input
H(C)SYNC3
111 CKEXT External clock input
113 TCLK Reserved for test
120,126,127,131
IGND Input digital ground
133,142,148,
123,138,139,145
VDDI Input digital supply voltage
151,157
166 PL PLL disable signal output
167 DE Data enable output
172 ORB/U Blue /chrominance ADC output
173 ORG/Y Green / chrominance ADC output
174 VAI Video dynamic indication output
175 FREF Scan signal output
17 VREF Vertical reference input
Page 14
14
28
COSC
I/O for charge/discharge currents onto capacitor for ramp generator triangle
34
MODE
D stereo outputs are enabled. Variable outputs (VAROUTL and VAROUTR) are still enabled in
35
MODE_OUT
(5)TPA3002D2 brief:
The TPA3002D2 is a 9-W (per channel) high efficiency, Class-D audio amplifier for driving bridged-tied stereo
speakers. The high efficiency of the TPA3002D2 eliminates the need for external heatsinks and power supply equipment
when playing music.
Main Features:
● 12V power supply;
● 9W /Ch power to drive 8Ω load ;
● high Efficiency, class D power amplifier;
●wide range of 32-step DC volume control from -40db~36db;
●Line outputs for external headphone amplifier with volume control;
●Thermal and short-circuit protection
Pins Functions:
Pin Name Description
26, 30 AGND Analog ground for digital/analog cells in core
33 AVC C
High-voltage analog power supply(8~14V)
29 AVDD 5V regulated output capable of 100mA output
7 AVDDREF Reference 5V output
13 BSLN Bootstrap I/O left channel
24 BSLP
48 BSRN Bootstrap I/O right channel
37 BSRP
wave
6 LINN
5 LINP
16,17
20,21
LOUTN
LOUTP
Negative differential audio input for left channel
Positive differential audio input for left channel
Class-D 1/2-H-bridge n egative output for left channel
Class-D 1/2-H-bridge p osi tive output for left channel
Input for MODE control. A logic high on thi s pin places the amplifier in the variab le output mode and
the Class -D outputs are disabled. A logic low on this pin places the amplifier in the Cla ss-D mode and
ClassClass-D mode to be used as line-level outputs for external amplifiers.
Output for control of the variable output amplifiers. When the MODE pin (34) is a logic high, the
MODE_OUT
pin is driven low. When the MODE pin (34) is a logic low, the MODE_OUT pin is driven high. This pin
is
intended for MUTE control of an external headphone amplifier. Leave unconnected when not used for
headphone amplifier control.
18,19,42,43 PGNDR,PGNDL
Power ground for left channel H-bridge Power ground for right channel H-bridge
14,15,22,23 PVCCL
Power supply for left channel H-bridge (tied to pins 22 and 23 int ernally), not connected to P V CCR or
Page 15
15
38,39,46,47 PVCCR
bridge (tied to pins 14 and 15 internally), not connected
bridge (tied to pins 38 and 39 internally), not
40,41
Shutdown signal for IC (low = shutdown, high = operational). TTL logic levels with compliance to VCC.
32
VAROUTR
12 REFGND
32 RINP
2 RINN
27 ROSC
44,45,
ROUTN, ROUTP
1 SD
9 VARDIFF
10 VAR MA X
31 VAROUTL
25 VCLAMPL
36 VCLAMPR
11 VOLUME
8 VREF
4 V2P5
AVCC.
PVCCL 22, 23 – Power supply for left ch an nel H-
to PVCCR or AVCC.
PVCCR 38,39 – Power supply for right channel H-bridge (tied to pins 46 and 47 internally), not
connected to PVCCL or AVCC.
PVCCR 46, 47 – Power supply for right channel H-
connected to PVCCL or AVCC.
Ground for gain cont rol circuit ry. Connect t o AGND. If using a DAC to control th e volume, conn ect th e
DAC ground to this terminal.
Positive differential audio input for right channel
Negative differential audio input for right channel
Current setting resistor for ramp generator. Nominally equal to 1/8*
Class-D 1/2-H-bridge n egative output for right channel
ROUTP 40, 41 O Class-D 1/2-H-bridge posit ive output for right chann el
DC volta ge to s et t he d iffer enc e in gain between th e Cl ass -D and VAROUT outp uts. Connect to GND or
AVDDREF if VAROUT outputs are unconnected.
DC voltage that s ets the maximum gain for the VAROUT out puts. Connect to GND or AVDDREF i f
VAROUT outputs are unconnected.
Variable output for left channel audio. Line level output for driving external HP amplifier.
VAROUTR 32 O Variable output for right channel audio. Line level output for driving external HP
amplifier.
VCLAMPL 25 – Internally generated voltage supply for left channel bootstrap capacitors.
Internally generated voltage supply for right channel bootstrap capacitors.
DC voltage that sets the ga i n of the Class-D and VAROUT outputs.
Analog reference for gain control section
2.5-V Reference for analog cells, as well as reference for unused audio input when using single-ended
inputs.
TPA3002D2 internal block diagram:
Page 16
16
(6)Brief Introduction to SM5302AS :
The SM5302AS is a 3-channel video buffer with built-in 5
type, and output gain switching can be controlled using a IIC control bus, and the IIC slave address can be set by ADS(3-state
input) to allow a maximum of three devices to be used simultaneous.
FEATUES:
th -
order low pass filter. The cutoff frequency, signal input
11 IN2A Video signal input 1(CH-2, input A)
12 IN2B Video signal input 1(CH-2, input B)
13 IN3A Video signal input 1(CH-3, input A)
14 IN3B Video signal input 1(CH-3, input B)
15 GND3 Analog ground(CH-3)
16 Out3B Video signal output(CH-3,for sag compensation)
Ω)
17 Out3A Video signal output(CH-3)
18 VCC3 Analog supply(CH-3)(4.75 to 5.25V).
Page 18
18
19 GND2 Analog ground(CH-2)
24
Out1B
Video signal output(CH-1,for sag compensation)
26
VCC1
Analog supply(CH-1,Vref)(4.75 to 5.25V).
27
REF3
Internal reference voltage 3
28
REF2
Internal reference voltage 2
20 Out2B Video signal output(CH-2,for sag compensation)
21 Out2A Video signal output(CH-2)
22 VCC2 Analog supply(CH-2)(4.75 to 5.25V).
23 GND1 Analog ground(CH-1, Vref)
25 Out1A Video signal output(CH-1)
(7)Brief Introduction to SAA7115:
The SAA7115 is a video capture device for various applications ranging from small screen products like e.g. digital set top
boxes, personal video recording applications to big screen devices like e.g. LCD projectors due to it’s improved comb filter
performance and 10 bit video output capabilities.
●Six analog inputs, internal analog source selectors;
●Two improved 9 Bit CMOS analog-to-digital converter in differential CMOS style;
●
Automatic Clamp Control (ACC) for CVBS, Y and C;
●Enhanced Horizontal and vertical Sync Detection;
●
PAL delay line for correcting PAL phase errors;
●
Automatic TV/VCR detection;
SAA7115 Internal Diagram:
Pin Function:
Pin Name Description
1,8,11,17,23,25,33
VDD Supply voltage port
43,51,58,68,75,83
Page 19
19
93
Input terminal for 24.576 (32.11) MHz crystal oscillator or connection of external oscillator
7
XTALI
50,63,76,88,100
VSS
29
LLC2
35
RTS1
45
ICLK
2 TDO
3 TDI
4 XTOUT
Test Data Output for Boundary Scan Test (2)
Test Data Input for Boundary Scan Test (with internal pull-up)(2)
crystal oscillator output signal, auxiliary signal
6 XTALO
24.576 (32.11) MHz crystal oscillator output; not connected if XTALI is driven
by an external single-ended oscillator.
with TTL compatible square wave clock signal.
6 VXDD Crystal oscillator power supply
10,12,14,16 AI21~AI24 Analog signal input
13 AI2D
19 AI1D
20 AI11
18 AI12
5,9,15,21,24,26,38
AGND
22 AOUT
27 CE
differential input for ADC channel 2 (pins AI24, AI23, AI22, AI21)
differential input for ADC channel 1 (pins AI12, AI11)
analog input 11
analog input 12
ground
Analog test output (do not connect)
Chip Enable or RESET input (with internal pull up)
28 LLC
30 RESON
31 SCL
32 SDA
34 RTS0
line-locked system clock output (27 MHz nominal), for backward compatibility,
do not use for new applications
line locked clock/2 output (13.5 MHz nominal) for backward compatibility, do
not use for new applications
RESet Output Not signal
IIC serial clock line (with inactive output path)
IIC serial data line
real time status or sync information, controlled by subaddr. “11h and 12h”
RTS1 35 O real time status or sync information, controlled by subaddr. “11h and 12h”
36 RTCO Real time control output
37 AMCLK Audio master clock output
clock output signal for image-port, LCLK of LPB image port mode, or optional
46 IDQ
47 ITRI
48 IGP0
49 IGP1
52 IGPV
asynchron. backend clock input
output data qualifier for image port (optional: gated clock output)
image-port output control signal, effects all I-port pins incl. ICLK, enable and active
polarity is under software control (bits IPE in subaddr. “87”) output path used for Testing:
scan output
general purpose output signal 0; image-port (controlled by subaddr. “84”,”85”)
general purpose output signal 1; image-port (controlled by subaddr. “84”,”85”),
same functions as IGP0
multi purpose vertical reference output signal; image-port
Page 20
20
53 IGPH
ve polarity is under software control (bits XPE in subaddr.
81,82,84,85,
XPD0~XPD7
95
XDQ
97
TRSTN
54~57,59~62 IPD0~IPD7
(controlled by subaddr. “84”,”85”)
multi purpose horizontal reference output signal; image-port
(controlled by subaddr. “84”,”85”)
image port data output
64~67,69~72 HPD0~HPD7
80 XTRI
89,90,86,87
91 XRV
92 XRH
94 XCLK
96 XRDY
Host port data I/O, carries UV chrominance information in 16 bit video I/O modes
X-port output control signal, effects all X-port pins (XPD[7: 0 ], XRH, XRV, XDQ
and XCLK) enable and acti
“83”)
expansion-port data
expansion-port data
vertical reference I/O exp ansion-port:
In ten bit video output mode: this signal represents the video bit 0.
horizontal reference I/O expansion-port:
In ten bit video output mode: this signal represents the video bit 1.
clock I/O expansion port
data qualifier I/O expansion port
task flag or read signal from scaler, controlled by XRQT (subaddr. 83H)
Test Reset Not for Boundary Scan Test (with internal pull-up); f or boa rd de s i g n
98 TCK
99 TMS
without Boundary Scan connect TRSTN to ‘ground’
Test Clock for Boundary Scan Test (with internal pull-up)(2)
Test Mode Select for Boundary Scan Test or Scan Test (with internal pull-up)(2)
(1)
(8)Brief Introduction to UOCⅢ(TDA15011H):
The UOCIII series combines the functions of a Video Signal Processor (VSP) together with a FLASH embedded
TEXT/Control/Graphics -Controller (TCG -Controller) and US Closed Caption decoder.
●DVB/VSB IF circuit for preprocessing of digital TV signals;
●
Video switch with 3 exter nal CVBS inputs and a CVB S output;
●Automatic Y/C signal detector ;
●Adaptive digital (4H/2H) PAL/NTSC comb filter for optimum separation of the luminance and the chrominance signal
●Picture improvement features with peaking (with switchable center frequency, depeaking, variable positive/negative peak
ratio, variable pre-/overshoot ratio and video dependent coring), dynamic skin tone control, gamma control and blue and
black stretching. All features are available for CVBS, Y/C and RGB/YP
BPR signals.
The mono intercarrier sound circuit has a selective FM-PLL demodulator which can be switched to the different FM sound
frequencies (4.5/5.5/6.0/6.5 MHz). The quality of this system is such t hat the external band-pass filters can be omitted. In the
stereo versions of UOC
III the use of this demodulator is optional for special applications.
Normally the FM demodulators of the stereo demodulator/decoder part are used (see below).
●The FM-PLL demodulator can be set to centre frequencies of 4.72/5.74 MHz so that a second sound channel can be
demodulated. In such an application it is necessary that an external band-pass filter is inserted.
●The vision IF and mono intercarrier sound circuit can be used for the demodulation of FM radio signals. With an external FM
tuner also si gnals with a n IF frequency of 10.7MHz can be demodulated. For the QIP90 versions this is valid only for the
“stereo” versions
scan velocity modul a ti o n output
flyback input/sandcastle output or composite H/V
horizontal out put
V-input for YUV interface
U-input for YUV interface
Y-input for YUV interface
Y-input for sync separator
Y-output (for YUV interface)
U-output for YUV interface
V-output for YUV interface
3rd RGB / YPBPR insertion input
3rd R input / PR input
G input / Y input
3rd B input / PB input
beam current limiter input
Red output
Green output
PartⅢ: Analysis of Signal Process Flowchart and Key Point Measure Data
Ⅰ、
for decoding ,then the output analog video signal
Ⅱ、
Ⅲ、
The chapter mainly introduces the receipt and process of the video and sound signal, the power
supply system and system control process .
Video signal process flow:
The AV/S and IF signal which is demodulated by main tuner on TV board assembly are sent into video decode chip
UOCⅢ
A/D transforming to produce R、G、B digital signals, format converted by GM1601/GM1501,then, GM1601/GM1501
transform the different input formats into the uniform up-screen signal format.
The signal demodulated by sub tuner is directly sent into sub-picture video decoder SAA7115HL/V1 for video
decoding and A/D conversion,then sent into GM1601/GM1501 again to do format transforming, the output up-screen
signal is used for sub-picture display.
The alternative PC、 HDTV(YPBPR) and DVI signals are sent directly into GM1601/GM1501 for processing to
form uniform up-screen signal.
Sound process Flow:
TV sound:RF signal is demodulated by main tuner to SIF(sound intermediate frequency) signal, SIF is sent into
UOCⅢ for demodulation and sound disposal,then, the output audio signal is amplified b y D class TPA3002D2PHPR
power amplifier and drive the speaker at last.
AV
then drive the speaker.
After the
amplified by TPA3002D2PHPR to drive the speaker work.
There are four channel voltage outputs from the power supply board, they are +24V,+12V,+5V and +5VS. +24V
is provided for inverter of LCD panel, +12V is provided for power amplifier, +5V is transformed by the LDO(for
example:LM1117、LM1084) into 3.3V、2.5V and 1.8V for IC, it may be turned down under standby mode, while +5VS
is provided for MCU、infrared receiver、EEPROM.
under standby mode. The other 5V is provided for MCU、infrared receiver、EEPROM and so on, it would not be cut off
under standby mode.
1.The composition and distribution of the TV power supply:(please see the next page)
sound:The audio signal input from AV port is directly disposed by UOCⅢ and amplified by TPA3002D2PHPR,
sound of PC、DVI、YPbPr are selected by MC74LVX4052DR2 , they are disposed by UOCⅢ and
The TV power supply system:
5V is divided into two ways, one way is provided for other IC and electric component, the 5V will be turned down
-to-digital converter TDA8759HV/8/C1 for
Page 38
25
UP7
LM1117-1.8V
0
1.8 5 1.8
U405
LM1117-3.3
0
3.3 5 3.3
2、The Pin V oltage of regulator on Main Board Schedule
1、RF input full color stripe signal, waveform of the 18
and the 10
th
pin of SAA7115 is like this:
th
pin of sub tuner UT400, the 3th pin of JP400
2.RF input full color stripe signal, the waveform of Pin85,Pin86,Pin87 of U201 output R,G,B signal ,the E
pin of Q171,Q172,Q173 is like this:
3、RF input full color stripe signal, the waveform of I²C bus clock signal UOCIII_SCL, the 98th pin of
U201,the 11th pin of U5,the 4th pin of main tuner UT401, the 4th pin of sub tuner UT400,the 6th pin of
JP401 is like this:
Page 42
29
4、RF input full color stripe signal, the waveform of I²C bus clock signal UOCIII_SDA, the 99th pin of
U201,the 14th pin of U5,the 5th pin of main tuner UT401, the 5th pin of sub tuner UT400,the 5th pin of
JP401 is like this:
5、RF input full color stripe signal, the waveform of UOC vertical sync signal, the 22
105th pin of U400 is like this:
th
pin of U201,the
Page 43
30
6、RF input gray ladder signal, the waveform of the 18th pin of sub tuner UT400,the 3
th
10
pin of SAA7115 is like this:
th
pin of JP400,the
7、The 1KHz sound signal input, the waveform of the 60th 、61
like this:
th
pin of U201, the 2th、6th pin of U6 is
Page 44
31
8、The 1KHz sound signal input, the waveform of 16th、17th、20th 、21th、40th 、41th 、44th 、45th pin
of U6 is like this:
Page 45
32
PartⅣ: Maintenance Procedure and Examples of Typical Troubleshooting
1、Troubleshooti ng phen om enon:The display card of PC has no image display under DVI input.
Reason and resolve: if some DVI display card can not receive the data when turning on the TV, there is
no output; if pull out the DVI line suddenly when someone is using PC, there is also no DVI output;
Before starting PC, connect the DVI line with LCD TV reliably, So that DVI can receive the correct date
from DDC( Display Data Channel) when turning on the TV,DDC data is saved in chip 24LC21.
2、 Troubleshooting phenomenon: has sound but no picture , no LOGO when turning on the
TV, only back light is lighten.
Reason and resolve: check the signal line to TFT, and connect the line reliably.
3、Troubleshooting phenomenon:no picture、no sound ,no snow noisy wave in TV condition, but AV is
normal.
Reason and resolve: check the peripheral circuit of tuner(include bus and power supply). If there is no
problem , but still has no output from RF, It must be the tuner is disabled.
4、Troubleshooting phenomenon:: LCD TV can not be controlled.(include red indicator is lighten but the
TV is off, remote control and local key can not control the TV ,etc.)
Reason and resolve:the LCD TV is down, power off and turning it on again.
Page 46
33
PartⅤ: Spare Part Lists
Breakable
3.
PCB JUJ7.820.188
PCB JUJ7.820.103
PCB JUJ7.820.193
Remote receive board
10.
11.
Inside power supply
12.
13.
tuner
14.
tuner
15.
16.
17.
Breakable
18.
19.
20.
21.
22.
23.
24.
PCB JUJ7.820.103
25.
PCB JUJ7.820.193
26.
Remote receive board
27.
This list is only for reference, if change the parameters of those spare list ,we do not notice in
advance. The exact type or specification is confirmed by newest information provided by corporation.
26 inch TV
NO. name code number PCB number
Front Frame 8807400650J JUJ8.074.065
1.
Front panel 8808100160J JUJ8.081.016
2.
Back cover 8807400501J JUJ8.074.050-1
pedestal 8807000130J JUJ8.070.013
(1)Enter child lock of main menu in TV mode, press “OK”, the password input box will appear;
(2)Use remote control to input the follows in order:7,red key,9,blue key, then you
can enter factory mode menu. After entering factory mode menu, sign of the factory menu M will appear.
Factory menu display is below:
Index: 1
HWUC_BRI 0x1F
The M denotes entering factory mode currently, the figures of index denotes the current adjustment
index number, the HWUC_BRI denotes the name of current adjusting item, the 0X1F denotes the
numerical value.
Each adjusting item has only one unique index number ,the operator press the numeric key or press
P+/P- directly.
To Optional and adjustable items, the corresponding relation of index number and adjusting item is
below:
(Index)
8 Volume Sound Volume V+/V- Step is 10
9 Sound System Sound System V+/V- DK/I/BG/M
10 Auto Search Auto search V+/ok Source of Signal is TV
11 White Balance White balance V+/ok
12 AutoColor Auto color correct
21 DPF DPF preset V+/V- 1 represent preset
22 BBE_CONT BBE gain set V+/V- adjust BBE gain
23 BBE_PROC BBE gain set V+/V- adjust BBE gain
0╳00
26-30 Not used
32 Set or remove the
logo
33
On /off
V+/V-
No used
system
34 Langopt select Language panel
36 For _Brazil On /off
V+/V-
Design for Brazil, should select
on
Notice:
(1)If no especial demand, please do not enter the 20th item(design mode);
(2)When adjusting the 16
th
item, the storage data will be cleaned up. Therefore, if not
necessary ,please do not adjust it, the items of index number 1,2,3,4,5,6 are not necessary to adjust.
The adjust method of factory menu
⑴ Select the adjusting item
Operator can skip to the adjusting items by pressing the number key, also can select the adjusting
item in the order of P+/P-.When pressing the number key, if the adjusting item is 1~9,input
corresponding number keys and then press “OK”, if the adjusting item is tens digit, input a tens
digit number. For example, press number key 8 when adjusting the volume, you can see the color
of index number to become green, then press “OK”, the color of index number turns red, so you
already selected corresponding volume adjusting item.
If adjust DVD preset, first input 1,then input 3,you can adjust DVD preset.
⑵Adjust method
Adjust it according to the operating key of above list. For one acting operation ,press OK/V+. For
example AutoColor, to some variable add/minus, exam ple Volume, press V+/V- is ok.
⑶The description of white balance and AutoColor adjustment method
Index 11 corresponds to manual balance item ,press “OK”or “V+”, appear corresponding three
variable, press “P+/P-”to select, press“V+/V-”to adjust,press menu key to exit.
The index number of AutoColor is 12,press “OK”or “V+” to do auto color correct, then the adjusted
value will be displayed.
⑷ BBE gain adjustment
Index number of BBE gain adjustment is 22 and 23,adjust it by pressing “V+/V-”.
⑸you should press down the【display】 first before switching the program number in factory mode, press
P+/P- to switch before the display content is disappeared;
⑹A ll m enu functions are open in factory m ode, if necessary you can use m enu to check the item s and
effect test.
4. Factory debug item
Page 51
38
(1)Auto color correct(AutoColor)
You should finish auto color correct first before factory debug. Calibrate in TV、YPBPR and PC
condition respectively.
① Required instrument
PC one suit
HD signal source one suit
②Debug(adjust in TV、YPBPR and PC condition respectively)
Set the channel in C-3 under TV mode, then do AutoColor.
Input full color stripe signal in YPBPR and do AutoColor.
Input window signal in PC, the window is white, surround is black signal.
The result will appear on screen after AutoColor adjustment, make the adjustment
results of Rgain、Ggain and Bgain close to 0×80 in TV condition, if the difference
is too great, adjust the value of HWUC_CON(subsaturation),and adjust the
AutoColor again.
(2)White balance, color temperature adjustment
①Required instrument
CHROMA 7120 color analyze instrument(or same function instrument, contain color coordinate –
chroma conversion card) one suit
White balance adjusting implement(request the video output range 0-1V is adjustable,750hm load)
one suit
②Prepare
A. connect all equipment, switch the condition of LCD TV to AV.
B. Set the picture quality of LCD TV in standard condition
C. Set the distance between light receiver of white balance to center place of LCD display screen is
15cm±3cm .
D. Make sure that the environmental brightness is below 2cd/m
2
③White balance, color temperature adjustment
Before adjusting it, put the first LCD TV in AV condition, and the image in standard condition,
make white balance adjust implement output the white signal to AV terminal, adjust output level of
balance adjust implement, make the brightness of the LCD TV is 200±20cd/m
2
(use CHRO MA 7120
color analyze instrument to obtain the brightness value),then fix the video output level of white balance
adjust implement(until all the LCD TV are adjusted).
Enter white balance adjusting item of factory mode, change R,G,B value(tr y best to adjust this 3
value biggest) .
Make color temperature coordinate value like the value of above table(tolerance ±4%) :
Z X Y
K12000 0.270 0.277
Notice:After the color temperature and color coordinate are satisfied with above request, you should judge
if exist phenomenon of partial color, namely if the value of Δuv is 0 or not.
Partial color phenomenon occur if Δuv is not 0 , adjust R,G,B value to 0 again, and make it satisfy color
coordinate request.
Page 52
55
Annex 2: Final Assembly Diagram
32 inch TV
Page 53
56
Page 54
57
37 inch TV
Page 55
58
Page 56
59
Annex 3: Final Wiring Connection Diagram
32 inch TV
Page 57
60
37 inch TV
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.