Analog Devices ADCMP551 2 3 Datasheet

Single-Supply, High Speed

FEATURES

Single power supply 500 ps propagation delay input to output 125 ps overdrive dispersion Differential PECL/LVPECL compatible outputs Differential latch control Internal latch pull-up resistors Power supply rejection greater than 70 dB 700 ps minimum pulse width Equivalent input rise time bandwidth > 750 MHz Typical output rise/fall of 500 ps Programmable hysteresis

APPLICATIONS

Automatic test equipment High speed instrumentation Scope and logic analyzer front ends Window comparators High speed line receivers Threshold detection Peak detection High speed triggers Patient diagnostics Disk drive read channel detection Hand-held test instruments Zero-crossing detectors Line receivers and signal restoration Clock drivers

PECL/LVPECL Comparators

ADCMP551/ADCMP552/ADCMP553

FUNCTIONAL BLOCK DIAGRAM

NONINVERTING

INPUT

INVERTING

INPUT

LATCH ENABLE INPUT

GENERAL DESCRIPTION

The ADCMP551/ADCMP552/ADCMP553 are single-supply, high speed comparators fabricated on Analog Devices’ proprietary XFCB process. The devices feature a 500 ps propagation delay with less than 125 ps overdrive dispersion. Overdrive dispersion, a measure of the difference in propagation delay under differing overdrive conditions, is a particularly important characteristic of high speed comparators. A separate programmable hysteresis pin is available on the ADCMP552.

A differential input stage permits consistent propagation delay with a common-mode range from –0.2 V to VCCI – 2.0 V. Outputs are complementary digital signals and are fully compatible with PECL and 3.3V LVPECL logic families. The outputs provide sufficient drive current to directly drive transmission lines terminated in 50 Ω to VCCO − 2 V. A latch input is included and permits tracking, track-and-hold, or sample-and-hold modes of operation. The latch input pins contain internal pull-ups that set the latch in tracking mode when left open.

HYS*

ADCMP551/ ADCMP552/

ADCMP553

LATCH ENABLE INPUT

*ADCMP552 ONLY

Figure 1.

Q OUTPUT

04722-001

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

The ADCMP551/ADCMP552/ADCMP553 are specified over the –40°C to +85°C industrial temperature range. The ADCMP551 is available in a 16-lead QSOP package; the ADCMP552 is available in a 20-lead QSOP package; and the ADCMP553 is available in an 8-lead MSOP package.

www.analog.com

ADCMP551/ADCMP552/ADCMP553

TABLE OF CONTENTS

Specifications..................................................................................... 3

Absolute Maximum Ratings............................................................ 5

Thermal Considerations.............................................................. 5

ESD Caution.................................................................................. 5

Pin Configuration and Function Descriptions............................. 6

Typical Performance Characteristics ............................................. 8

Timing Information ....................................................................... 10

Application Information................................................................ 11

REVISION HISTORY

10/04—Revision 0: Initial Version

Clock Timing Recovery............................................................. 11

Optimizing High Speed Performance ..................................... 11

Comparator Propagation Delay Dispersion ........................... 11

Comparator Hysteresis .............................................................. 12

Minimum Input Slew Rate Requirement ................................ 12

Typical Application Ci r c u it s ......................................................... 13

Outline Dimensions ....................................................................... 14

Ordering Guide .......................................................................... 14

Rev. 0 | Page 2 of 16

ADCMP551/ADCMP552/ADCMP553

SPECIFICATIONS

V

= 3.3 V, V

CCI

Table 1. Electrical Characteristics

Parameter Symbol Conditions Min Typ Max Unit

DC INPUT CHARACTERISTICS

Input Voltage Range −0.2 V Input Differential Voltage Range −3 +3 V Input Offset Voltage V Input Offset Voltage Channel Matching ±1.0 mV Offset Voltage Tempco ∆VOS/d Input Bias Current I Input Bias Current Tempco -5.0 nA/°C Input Offset Current −3.0 ±1.0 +3.0 µA Input Capacitance C Input Resistance, Differential Mode 1800 kΩ Input Resistance, Common Mode 1000 kΩ Active Gain A Common-Mode Rejection Ratio CMRR VCM = −0.2 V to +1.3 V 76 dB Hysteresis R

LATCH ENABLE CHARACTERISTICS

Latch Enable Voltage Range Latch Enable Differential Voltage Range 0.4 1.0 V Latch Enable Input High Current @ V Latch Enable Input Low Current @ V LE Voltage, Open Latch inputs not connected V LE

Voltage, Open Latch Setup Time t Latch Hold Time t Latch to Output Delay t Latch Minimum Pulse Width t

DC OUTPUT CHARACTERISTICS

Output Voltage—High Level V Output Voltage—Low Level V

AC OUTPUT CHARACTERISTICS

Rise Time t Fall Time t

AC OUTPUT CHARACTERISTICS

Rise Time t Fall Time t

AC PERFORMANCE

Propagation Delay t V Propagation Delay Tempco ∆tPD/d Prop Delay Skew—Rising Transition to

Falling Transition Within Device Propagation Delay

Skew—Channel-to-Channel Overdrive Dispersion 20 mV ≤ VOD ≤ 100 mV 75 ps Overdrive Dispersion 50 mV ≤ VOD ≤ 1.0 V 75 ps Slew Rate Dispersion 0.4 V/ns ≤ SR ≤ 1.33 V/ns 75 ps Pulse Width Dispersion 700 ps ≤ PW ≤ 10 ns 25 ps Duty Cycle Dispersion 33 MHz, 1 V/ns, VCM = 0.5 V 10 ps

Common-Mode Voltage Dispersion 1 V swing, 0.3 V ≤ VCM ≤ 0.8 V 10 ps

= 3.3 V, TA = 25°C, unless otherwise noted.

CCO

OS

T

IN

V

Latch inputs not connected V

S

H

, t

PLOH

PLOL

PL

OH

OL

R

F

(ADCMP553)

R

F

PD

T

V

– 2.0 V

CCI

−IN = 0 V, +IN = 0 V −10.0 ±2.0 +10.0 mV

2.0 µV/°C

−IN = −0.2 V, +IN = +1.3 V −28.0 -6.0 +5.0 µA

1.0 pF

60 dB

= ∞ ±0.5 mV

HYS

V

– 0.8 V −150 +150 µA

CCI

– 1.8 V −150 +150 µA

CCI

– 1.8 V

CCI

– 0.15 V

CCI

/2 – 0.075 V

CCI

– 0.8 V

CCI

/2 + 0.075 V

CCI

V

VOD = 250 mV 100 ps VOD = 250 mV 100 ps VOD = 250 mV 450 ps VOD = 250 mV 700 ps

PECL 50 Ω to VDD − 2.0 V V PECL 50 Ω to VDD − 2.0 V V

− 1.15 V

CCO

− 2.00 V

CCO

− 0.78 V

CCO

− 1.54 V

CCO

10% to 90% 510 ps 10% to 90% 490 ps

10% to 90% 440 ps 10% to 90% 410 ps

VOD = 1 V 500 ps

= 20 mV 625 ps

OD

VOD = 1 V 0.25 ps/°C

= 1 V 35 ps

OD

= 1 V 35 ps

OD

Rev. 0 | Page 3 of 16

ADCMP551/ADCMP552/ADCMP553

Parameter Symbol Conditions Min Typ Max Unit

AC PERFORMANCE (continued)

Equivalent Input Rise Time Bandwidth1 BW

EQ

Maximum Toggle Rate >50% output swing 800 MHz Minimum Pulse Width PW

MIN

RMS Random Jitter

Unit-to-Unit Propagation Delay Skew 50 ps

POWER SUPPLY (ADCMP551/ADCMP552)

Input Supply Current I Output Supply Current I

VCCI

VCCO

Output Supply Current @ 3.3 V with load 40 55 70 mA Input Supply Voltage V Output Supply Voltage V Positive Supply Differential V Power Dissipation P

CCI

CCO

D

− V

Power Dissipation Dual, with load 90 110 130 mW DC Power Supply Rejection Ratio—V DC Power Supply Rejection Ratio—V

CCI

CCO

PSRR PSRR

VCCI

VCCO

POWER SUPPLY (ADCMP553)

Positive Supply Current I

VCC

Positive Supply Current @ 3.3 V with load 35 42 mA Positive Supply Voltage V Power Dissipation P

CC

D

Power Dissipation Dual, with load 60 75 mW DC Power Supply Rejection Ratio—V

PSRR

CC

VCC

HYSTERESIS (ADCMP552 Only)

Programmable Hysteresis 0 40 mV

1

Equivalent input rise time bandwidth assumes a first order input response and is calculated by the following formula: BWEQ = .22/√ (tr

where tr

is the 20/80 input transition time applied to the comparator and tr

IN

0 V to 1 V swing, 2 V/ns 750 MHz

∆tPD < 25 ps 700 ps

= 250 mV, 1.3 V/ns,

V

OD

1.1 ps

500 MHz, 50% duty cycle

@ 3.3 V 8 12 17 mA @ 3.3 V without load 3 5 9 mA

Dual 3.135 3.3 5.25 V Dual 3.135 3.3 5.25 V –0.2 +2.3 V

CCI

Dual, without load 40 55 75 mW

75 dB 85 dB

@ 3.3 V without load 9 13 mA

Dual 3.135 3.3 5.25 V Dual, without load 30 42 mW

70 dB

2

- tr

is the effective transition time as digitized by the comparator input.

COMP

),

IN

Rev. 0 | Page 4 of 16

ADCMP551/ADCMP552/ADCMP553

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter Rating

Supply Voltages

Input Supply Voltage (V Output Supply Voltage (V Ground Voltage Differential −0.5 V to +0.5 V

Input Voltages

Input Common-Mode Voltage −0.5 V to +3.5 V Differential Input Voltage −4.0 V to +4.0 V Input Voltage, Latch Controls −0.5 V to +5.5 V

Output

Output Current 30 mA

Temperature

Operating Temperature, Ambient −40°C to +85°C Operating Temperature, Junction 125°C Storage Temperature Range −65°C to +150°C

to GND) −0.5 V to +6.0 V

CCI

to GND) −0.5 V to +6.0 V

CCO

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CONSIDERATIONS

The ADCMP551 16-lead QSOP package has a θJA (junction-toambient thermal resistance) of 104°C/W in still air.

The ADCMP552 20-lead QSOP package has a θ ambient thermal resistance) of 80°C/W in still air.

The ADCMP553 8-lead MSOP package has a θ ambient thermal resistance) of 130°C/W in still air.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

(junction-to-

JA

(junction-to-

JA

Rev. 0 | Page 5 of 16