Acer Nitro AN515-34 Schematic
A
www.teknisi-indonesia.com
1 1
B
C
D
E
Compal Confidential
2 2
FH50Q MB Schematics Document
AMD Picasso Platform
nVidia N17P-G1 & N18P-G0
3 3
LA-J621P REV:1.0
2019-11-26
4 4
A
B
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Shared with Comp al
Shared with Comp al
Shared with Comp al
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
C
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
D
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Custom
Custom
Custom
Date : Sheet
Date : Sheet of
Date : Sheet of
Compal Electronics, Inc.
COVER PAGE
COVER PAGE
COVER PAGE
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
o f
1 100Monday, November 25, 2 019
1 100Monday, November 25, 2 019
1 100Monday, November 25, 2 019
1.0
1.0
1.0
A
www.teknisi-indonesia.com
Compal Confidential
Model Name : FH50Q
B
C
D
E
page 72
(Channel B)
260pin DDRIV SO-DIMM
Port 4
Type-A
(SUB)
page 73
Port 0
Camera
page 38
page 24
Port 5
WLAN/BT
NGFF Conn.
page 52
(Channel A)
1 1
GPU
GDDR5 x4
128- bit s
page 35~36
2 2
N18P-G0
or
N17P-G1
page 27~33
Port 1
eDP Conn.
page 38 page 40
PEG x8
Display Port
Port 0
HDMI Conn.
AMD
Picasso
Memory BUS(DDR4)
1.2V DDRIV
2400Mhz
USB2 .0
Port 3
USB3 .0
260pin DDRIV SO-DIMM
Port 1
Type-C
Conn.
page 42~43
Type-A (CHG)
Conn.
Port 1
page 71
page 23
Port 2
Type-A
Conn.
Port 2Port 3
AMD FP5 APU
BGA 1140-balls
PCI E
Port 4
page 68~70
SSD1
NGFF Conn.
LAN
RTL8118A SA
page 51
Transformer
RJ45
page 51
3 3
Fan Control
page 77
Port 5Port 0, 1, 2, 3
WLAN/BT
NGFF Conn.
page 52
BIOS (8M, 1.8V)
page 10
page 6~12
HD Audio
I2C
SATA III
Audio
ALC255
page 56
SPI
LPC
ENE
KBC902 2
page 63
Int.KBD
page 58
PS2
Port 3
PTP
page 63
HDD
Conn .
Port 0
page 67
Port 1
page 68
SSD2
NGFF Conn.
page 38
Int. DMIC
on Camera
Int. Speaker
Conn.
page 56
page 73
UAJ
on Sub/B
RTC CKT.
Power On/Off CKT.
4 4
DC/DC Interface CKT.
Power Circuit DC/DC
VRAM Config Table
page 11
page 63
page 78
page 82~97
page 29
A
Sub Board
LS-J621P IO/B
LS-H502 Hall Sensor/B
page 73
page 66
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Custom
Custom
Custom
Date : Sheet
Date : Sheet of
D
Date : Sheet of
Compal Electronics, Inc.
BLOCK DIAGRAMS
BLOCK DIAGRAMS
BLOCK DIAGRAMS
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
1.0
1.0
1.0
of
2 100Monday, November 25, 2019
2 100Monday, November 25, 2019
2 100Monday, November 25, 2019
A
www.teknisi-indonesia.com
B
C
D
E
Voltage Rails
Power Plane
+19V_VIN
+19VB
+APU_CORE
+1.8VALW
+1.8VS
1 1
+2.5V
+1.2V
+0.6VS
+3VALW
+3VS
+5VALW
+5VS
+0.9VALW
+0.9VS
+3V_LAN 3.3V LAN IC power
+TP_VCC 3.3V Touch Pad power
+FP_VCC
+3VSDGPU
2 2
+1.8VSDGPU_AON
+1.8VSDGPU_MAIN
+1.35VSDGPU
+1.0VSDGPU
+NVVDD1 ON
APU SMBus/I2C Address Table
3 3
4 4
Master
I2C Port 0
(+1.8VS)
I2C Port 1
(+1.8VS)
I2C Port 2
(+3VS)
SBMus Port 0
(+3VS)
I2C Port 3
(+3VALW)
SMBus Port 1
(+3VALW)
Description
Adapter power supply (19V)
AC or battery power r ail for power circuit.
Core voltage for APU
Core voltage for APU
1.8V always on power rail
1.8V switched power rail
2.5V power rail for APU and DDR
1.2V power rail for APU and DDR
0.6V switched power r ail for DDR terminator
3.3V always on power rail
3.3V switched power rail
5V always on power rail
5V switched power rail
0.9V always on power rail
0.9V switched power rail
RTC power
3.3V Finger Print power
VGA power
VGA power
VGA power
VGA power
VGA power
VGA power
Device
JDIMM1
JDIMM2
PTP
(Synaptics)
PTP
(ELAN)
A
Address[7: 1]
0101 0000b
50h
0101 0001b
51h
0010 1100b
2Ch
0001 1111b
15h
Address [7:0]
Write
1010 0000b
A0h
1010 0010b
A2h
0101 1000b
58h
0011 1110b
3Eh
ON
ON
ON+APU_CORE_SOC
ON ON
ON
ON ON
ON
ON
ONONON
ONONON
ON ON ON+RTC_APU
ON ON
ON
ON
ON
ON
ON
ON
ON
S5S3S0
ONONON
ON ON
OFF
OFF
OFF OFF
OFF
OFF OFF
OFF
OFF
ONON
OFF OFF
OFF
ONON
OFF OFF
ON
OFF OFF
ON
OFF OFF
OFF
OFF
ON
OFF
ON
OFFOFF
OFF OFF
OFFOFF
OFF OFF
OFFOFF
OFF OFF
Read
1010 0001b
A1h
1010 0011b
A3h
0101 1001b
59h
0011 1111b
3Fh
B
BOARD ID Table
Board ID
0
1 PVT
PCB Revision
EVT
BOM Structure Table
BTO ItemBOM Structure
@
EMC@ /@E MC@
45@
CON N@
JP@
RS@
TP@
LDO@ /SW R@
R5/R 7APU QC @
R5/R 7AP U@
TMS @
TMSI EC@
EVT@ /PVT @/M P@
KBLE D@/L ED1 4P@
N17 P@
N18 P@
DIS @
VRAM 4G@
GC6@ /NG C6@
ON_X 76@
uPI_ X76 @
Unpop
EMI/ESD Pop/Unpop
HDMI Royalty
Mechanical Connector
Jump
R-Shor t
Test Point
RTL8118ASA Switching-Mode only
APU PN Refer p.6
APU PN Refer p.6
Thermal Sensor
Thermal Sensor for IEC safety
Test BOM for EVT/PVT/MP
Keyboard back light / RGB back light
N17P-G 1
N18P-G 0
VGA Circuits
GDDR5* 4
nVidia DGPU GC6 2.0
OVRM-O N
OVRM-uP I*
EC SMBus Address Table
SMBus Port 1
(+3VALW)
SMBus Port 2
(+3VS)
SMBus Port 3
(+3VALW)
Smart Battery
Charger IC
(BQ24735)
APU Temp.
(TSI)
GPU Temp.
Thermal Sensor
G781-1
Thermal Sensor
IEC 62368-1
LED driver 1100 0000b
0000 1011b
0Bh
0000 1001b
09h
0100 1100b
4Ch
1001 1110b
9Eh
C
0001 0110b
16h
0001 0010b
12h
1001 1000b
98h
1001 1010b
9Ah
1001 0000b
90h
C0h
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Board ID / SKU ID Table for AD channel
POWER SEQUENCE
G-A
G-B
G-C
G-D
0001 0111b
17h
0001 0011b
13h
1001 1001b
99h
1001 1011b
9Bh
1001 0001b
91h
1100 0001b
C1h
Compal Secret Data
Compal Secret Data
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
+RTC BAT T
EC_O N
+5VA LW
3V_E N
+3VA LW
0.9_ 1.8 VALW _PWR EN
+1.8 VAL W/+0 .9VA LW
SYSO N
+1.2 V/+ 2.5 V
SUSP #
+5VS /+3 VS/+ 1.8V S/+ 0.6V S
0.9V S_P WR_E N#
+0.9 VS
VR_O N
+APU _CO RE
+APU _CO RE_S OC
D
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet
Date : Sheet of
Date : Sheet of
Compal Electronics, Inc.
NOTES LIST
NOTES LIST
NOTES LIST
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
of
3 100Monday, November 25, 2019
3 100Monday, November 25, 2019
3 100Monday, November 25, 2019
1.0
1.0
1.0
5
www.teknisi-indonesia.com
PJP101
AC-IN
PU301
2481 0mA
+19V B
5243 mA
638m A
237m A
+19V _VIN
+17. 4V_BA TT
D D
PJP201
DC-IN
PU801
PU501
PU601
+APU _COR E
+APU _CORE _SO C
9500 mA
+1.2 V
1200 mA
+0.6 VS
5000 mA
+0.9 VALW
4
4000 mA
PU602
+1.8 VALW
2660 mA
2200 mA
2026 mA
U4
UG27
JRTC1
To VGA
3
+0.9 VS
1013 mA
+1.8 VS
+RTC VCC
UC8
+RTC _APU _R
7000 0mA
1300 0mA
250m A
2000 mA
4000 mA
6000 mA
250m A
500m A
200m A
1000 mA
0.04 5mA
+APU _COR E
+APU _CORE _SO C
+3VS
+1.8 VS
+0.9 VS
+1.2 V
+3VA LW
+1.8 VALW
+1.8 VS
+0.9 VALW
+RTC _APU _R
APU Power Rail
VDDCR_VDD @0.65-TBD
VDDCR_SOC @0.72-TBD
VDD_33 @0.25A
VDD_18 @2.0A
VDDP @4.0A
VDDIO_MEM_S3 @6.0A
VDD_33_S5 @0.25A
VDD_18_S5 @0.5A
VDDIO_AUDIO @0.2A
VDDP_S5 @1.0A
VDDBT_RTC_G @0.045mA
2
Group C, S0 do main
Group B, S0 do main
Group B, S3 do main
Group A, S5 do main
1
DDR4 SO-DIMM1/SO-DIMM2
+2.5 V
+2.5V
+1.2 V
+1.2V
+0.6 VS
+0.6VS
SATA Redriver*2 (M.2 & HDD)
+3VS _SSD 1
M.2 PCIE SSD
+3V_ LAN
LAN RTL8118ASA
+TP_ VCC
Touch Pad
+3VS _WLA N
WLAN
+LCD VDD
Panel Logic
M.2 SATA SSD
HDMI Retimer
+3VS _CAM
Camera
+5VS _BL
KB Light
Type C
RTS5441 E
USB3.0(C harger)
USB3.0US13
USB/B
+5VS _HDD
HDD
+VCC _FAN 1
+VCC _FAN 2
FAN1/FAN 2
+5VS _PVD D
Audio
+FP_ VCC
Finger Print
+TS_ PWR
Touch Screen
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
2
+19V B
+3VA LW 1900 mA
+3VS
PUV1
PU1002
U2
1100 00mA
UG27
+1.8 VALW
UV45
+19V B
PUW1
GPU Power Rail (N17P-G1/N18P-G0)
+NVV DD1
NVVDD
@110A
+1.0 VSDG PU
+1.8 VSDGP U_A ON+1.8 VALW
+1.8 VSDGP U_MA IN
1500 0mA
+1.3 5VSDG PU
5160 mA
+1.3 5VSDG PU
+3VS DGPU
Title
Title
Title
Size
Size
Size
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
Date : Sheet of
PEX_DVD D @1.9 A
PEX_HVD D @2A
FBVDDQ
@15A
VRAM x4pcs
OVRM
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
POWER MAP
POWER MAP
POWER MAP
Document Number Re v
Document Number Re v
Document Number Re v
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
4 100Monday, November 25, 2019
4 100Monday, November 25, 2019
4 100Monday, November 25, 2019
PU502
UL1
RL2
U13
RM101
UM3
+2.5 V
C C
2311 mA
PU401
+3VL P
1334 7mA
+3VA LW
528m A
KB9022
UX1
To VGA10mA
B B
+5VA LW
1470 0mA3869 mA
PU401
8330 mA
4200 mA
+3VS
U2
+3VS _SSD 1
U3
+5VS
RX18
U2616
U1302
US14
US11
US12
JIO2
RO4
RF4/RF 7
A A
LA1
UK6
RX17
LX1
+INV PWR_ B+
Panel BackLight
4
3
2000 mA
5
528m A
4160 mA
1500 mA
280m A
2790 mA
300m A
30mA
1500 mA
1500 mA
+1.2 V_HD MI
200m A
200m A
200m A
250m A
+5VA LW_M UX
3000 mA
+USB 3_VC CC
2000 mA
+USB 3_VC CA
2000 mA +USB 3_VC CB
2500 mA
1500 mA
1000 mA
1500 mA
100m A
100m A
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECT RONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECT RONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECT RONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE C USTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE C USTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE C USTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITH ER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITH ER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITH ER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECT RONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECT RONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECT RONICS, INC.
1.0
1.0
1.0
5
www.teknisi-indonesia.com
AMD Picasso Platform Power Sequence
4
3
2
1
G3 --> S0AC-IN
+3VL P
ACIN
D D
EC_O N
+5VAL W
ON/OFF BTN#
3V_E N
+3VAL W
0.9_1. 8VALW_P WRE N
+1.8VA LW
+0.9VA LW
PBTN_O UT#
EC_RSM RST#
SLP_S 5#
SLP_S 3#
SYSO N
+1.2 V
+2.5 V
C C
SUSP #
+5VS
+3VS
+1.8V S
+0.6V S
KBRST #
0.9VS_ PWR_E N#
+0.9V S
VR_O N
+APU_C ORE
+APU_C ORE_S OC
VGAT E
SYS_PW RGD_E C
APU_PW ROK
LPC_RS T#
B B
APU_PC IE_RS T#
APU_RS T#
VGA Sequence
PE_GPI O1(DGPU _PWR _EN)
+1.8VS DGPU_A ON
1.8VSD GPU_MAI N_E N
+1.8VS DGPU_M AIN
NVVDD1 _EN
+NVVD D1
1VSDGP U_EN
+1.0VS DGPU
1.35VS DGPU_ EN
PE_GPI O0(DGPU _HOLD_ RST #)
+1.35V SDGP U
PLTRST _VGA#_ 1V8
1.88ms
236.1us
1.855ms, Tr = 452.2us
233.5us
88.57ms
88.7ms
197.4ms
588us, Tr = 761us
302us, Tr = 293us
696us, Tr = 453us
197.8ms
6.798ms
114.4ms
98.6ms
178us
178us
119ms
562us, Tr = 169.6us
1.291ms, Tr = 1.468ms
19.76ms
350.5us, Tr = 512.4us
363.2us, Tr = 492.6us
1.582ms, Tr = 1.783ms
1.59us, Tr = 17.02us
22.58ms
40.48ms
249.3us, Tr = 105.3us 245.5us, Tr = 102us
19.32ms
2.269ms, Tr = 320.4us
2.266ms, Tr = 333.1us
2.626ms
39.45ms
17.75ms
13.15ms
10ms
15.42ms
600ms
9.1ms
443.7ms
136.4us, Tr = 135.6us
139.2u
874.8us, Tr = 519.6us
1.659ms
3.638ms
1us, Tr = 555.2us
3.255ms
155.3us, Tr = 96.61us 87.5us, Tr = 91.72us
10ms
171.2ms
1us
S0 --> S3 S3 --> S0
56ms
13.05ms. Tf = 12.81ms
10.19ms, Tf = 9.948ms
10.92ms, Tf = 10.63ms
53.72ms
53.77ms
2.299ms, Tf = 2.254ms
83.36ms
397.6us, Tf = 354us
398.5us, Tf = 352us
16.51ms
27.45ms
1.31ms
4.83ms
4.921ms
4.92ms
267ms
33.17us, Tf = 9.152ms
32.88ms
38.66ms, Tf = 42.75ms
5.13ms
3.568ms, Tf = 5.214ms
1us
2.704ms, Tf = 2.544ms
9.956us
4.3ms, Tf = 3.816ms
1.121ms
14.6ms
361.5us, Tr = 535.9us
364us, Tr = 481.6us
1.605ms, Tr = 1.786ms
4.9us, Tr = 13.75us6.46ms, Tf = 6.148ms
20.98ms
42.56ms
19.31ms
2.267ms, Tr = 368us
2.256ms, Tr = 336.1us
2.624ms
38.59ms
17.81ms
15.35ms
13.31ms
8.99ms
202.1ms
136.7ms, Tr = 136.2us
136.3us
882.4us, Tr = 512.3us
1.762ms
6.173ms, Tr = 84.5us42us, Tr = 426.3us
3.653ms
1us, Tr = 553.4us
3.266ms
10ms
115.3ms
1us
S0 --> S5
17.19ms
1.32ms
4.832ms
5.184ms
1.89s
1.21ms
64.4ms
51.69ms
59.66ms
59.74ms
28.47ms
33.17us, Tf = 9.152ms
32.46ms
36.76ms, Tf = 40.89ms
4.976ms
3.679ms, Tf = 5.334ms
1us
2.846ms, Tf = 2.727ms
7.935us
4.376ms, Tf = 3.927ms
37.32ms, Tf = 36.98ms
12.14ms, Tf = 11.83ms
13.68ms, Tf = 13.42ms
9.84ms, Tf = 9.577ms
11.85ms, Tf = 11.61ms
999.5us, Tf = 908.5us
2.033ms, Tf = 1.993ms
89.04ms
394.8us, Tf = 342us
396.8us, Tf = 350us
8.598s
8.598s
8.598s
4.491ms, Tf = 4.266ms
9.27ms
3.955ms, Tf = 3.752ms
4.095ms, Tf = 3.908ms
+3VL P
ACIN
EC_O N
+5VAL W
ON/OFF BTN#
3V_E N
+3VAL W
0.9_1. 8VALW_P WRE N
+1.8VA LW
+0.9VA LW
PBTN_O UT#
EC_RSM RST#
SLP_S 5#
SLP_S 3#
SYSO N
+1.2 V
+2.5 V
SUSP #
+5VS
+3VS
+1.8V S
+0.6V S
KBRST #
0.9VS_ PWR_E N#
+0.9V S
VR_O N
+APU_C ORE
+APU_C ORE_N B
VGAT E
SYS_PW RGD_E C
APU_PW ROK
LPC_RS T#
APU_PC IE_RS T#
APU_RS T#
VGA Sequence
PE_GPI O1(DGPU _PWR _EN)
+1.8VS DGPU_A ON
1.8VSD GPU_MAI N_E N
+1.8VS DGPU_M AIN
NVVDD1 _EN
+NVVD D1
1VSDGP U_EN
+1.0VS DGPU
1.35VS DGPU_ EN
+1.35V SDGP U
PE_GPI O0(DGPU _HOLD_ RST #)
PLTRST _VGA#_ 1V8
A A
Security Classification Compal Secret Data
5
4
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size
Size
Size
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
POWER SEQUENCE
POWER SEQUENCE
POWER SEQUENCE
Document Number Re v
Document Number Rev
Document Number Rev
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
5 100Monday, November 25, 2019
5 100Monday, November 25, 2019
5 100Monday, November 25, 2019
1.0
1.0
1.0
5
www.teknisi-indonesia.com
Main Func = CPU
4
3
2
1
UC1B
PEG
D D
PEG_ARX _C_GTX_P027
PEG_ARX _C_GTX_N027
PEG_ARX _C_GTX_P127
PEG_ARX _C_GTX_N127
PEG_ARX _C_GTX_P227
PEG_ARX _C_GTX_N227
PEG_ARX _C_GTX_P327
PEG_ARX _C_GTX_N327
PEG_ARX _C_GTX_P427
PEG_ARX _C_GTX_N427
PEG_ARX _C_GTX_P527
PEG_ARX _C_GTX_N527
PEG_ARX _C_GTX_P627
PEG_ARX _C_GTX_N627
PEG_ARX _C_GTX_P727
PEG_ARX _C_GTX_N727
C C
B B
PEG_ARX _C_GTX_P0
PEG_ARX _C_GTX_P1
PEG_ARX _C_GTX_N1
PEG_ARX _C_GTX_P2
PEG_ARX _C_GTX_N2
PEG_ARX _C_GTX_P3
PEG_ARX _C_GTX_N3
PEG_ARX _C_GTX_P4
PEG_ARX _C_GTX_N4
PEG_ARX _C_GTX_P5
PEG_ARX _C_GTX_N5
PEG_ARX _C_GTX_P6
PEG_ARX _C_GTX_N6
PEG_ARX _C_GTX_P7
PEG_ARX _C_GTX_N7
M.2 SSD1
LAN
WLAN
M.2 SSD2
1 2
CC401 0.22U_02 01_6.3V6KDIS@
1 2
CC402 0.22U_02 01_6.3V6KDIS@
1 2
CC403 0.22U_02 01_6.3V6KDIS@
1 2
CC404 0.22U_02 01_6.3V6KDIS@
1 2
CC405 0.22U_02 01_6.3V6KDIS@
1 2
CC406 0.22U_02 01_6.3V6KDIS@
1 2
CC407 0.22U_02 01_6.3V6KDIS@
1 2
CC408 0.22U_02 01_6.3V6KDIS@
1 2
CC409 0.22U_02 01_6.3V6KDIS@
1 2
CC410 0.22U_02 01_6.3V6KDIS@
1 2
CC411 0.22U_02 01_6.3V6KDIS@
1 2
CC412 0.22U_02 01_6.3V6KDIS@
1 2
CC413 0.22U_02 01_6.3V6KDIS@
1 2
CC414 0.22U_02 01_6.3V6KDIS@
1 2
CC415 0.22U_02 01_6.3V6KDIS@
1 2
CC416 0.22U_02 01_6.3V6KDIS@
PCIE_ARX_ DTX_P068
PCIE_ARX_ DTX_N068
PCIE_ARX_ DTX_P168
PCIE_ARX_ DTX_N168
PCIE_ARX_ DTX_P268
PCIE_ARX_ DTX_N268
PCIE_ARX_ DTX_P368
PCIE_ARX_ DTX_N368
PCIE_ARX_ DTX_P451 PCIE_ATX_ C_DRX_P4 51
PCIE_ARX_ DTX_N451
PCIE_ARX_ DTX_N552
SATA_AR X_DTX_P067
SATA_AR X_DTX_N067
SATA_AR X_DTX_P169
SATA_AR X_DTX_N169
PCIE_ARX_ DTX_P0
PCIE_ARX_ DTX_N0
PCIE_ARX_ DTX_P1
PCIE_ARX_ DTX_N1
PCIE_ARX_ DTX_P2
PCIE_ARX_ DTX_N2
PCIE_ARX_ DTX_P3
PCIE_ARX_ DTX_N3
PCIE_ARX_ DTX_P4
PCIE_ARX_ DTX_N4
PCIE_ARX_ DTX_P5
PCIE_ARX_ DTX_N5
SATA_AR X_DTX_P0 SATA_AT X_DRX_P0
SATA_AR X_DTX_N0
SATA_AR X_DTX_P1
SATA_AR X_DTX_N1 SATA_ATX_ DRX_N1
PEG_ARX _GTX_P0
PEG_ARX _GTX_N0PEG_ARX _C_GTX_N0
PEG_ARX _GTX_P1
PEG_ARX _GTX_N1
PEG_ARX _GTX_P2
PEG_ARX _GTX_N2
PEG_ARX _GTX_P3
PEG_ARX _GTX_N3
PEG_ARX _GTX_P4
PEG_ARX _GTX_N4
PEG_ARX _GTX_P5
PEG_ARX _GTX_N5
PEG_ARX _GTX_P6
PEG_ARX _GTX_N6
PEG_ARX _GTX_P7
PEG_ARX _GTX_N7
P8
P_GFX_RXP0
P9
P_GFX_RXN0
N6
P_GFX_RXP1
N7
P_GFX_RXN1
M8
P_GFX_RXP2
M9
P_GFX_RXN2
L6
P_GFX_RXP3
L7
P_GFX_RXN3
K11
P_GFX_RXP4
J11
P_GFX_RXN4
H6
P_GFX_RXP5
H7
P_GFX_RXN5
G6
P_GFX_RXP6
F7
P_GFX_RXN6
G8
P_GFX_RXP7
F8
P_GFX_RXN7
N10
P_GPP_RXP0
N9
P_GPP_RXN0
L10
P_GPP_RXP1
L9
P_GPP_RXN1
L12
P_GPP_RXP2
M11
P_GPP_RXN2
P12
P_GPP_RXP3
P11
P_GPP_RXN3
V6
P_GPP_RXP4
V7
P_GPP_RXN4
T8
P_GPP_RXP5
T9
P_GPP_RXN5
R6
P_GPP_RXP6/SATA_RXP0
R7
P_GPP_RXN6/SATA_RXN0
R9
P_GPP_RXP7/SATA_RXP1
R10
P_GPP_RXN7/SATA_RXN1
@
PCIE
FP5 REV 0.90
PART 2 OF 13
FP5_BGA _1140P
P_GFX_TXP0
P_GFX_TXN0
P_GFX_TXP1
P_GFX_TXN1
P_GFX_TXP2
P_GFX_TXN2
P_GFX_TXP3
P_GFX_TXN3
P_GFX_TXP4
P_GFX_TXN4
P_GFX_TXP5
P_GFX_TXN5
P_GFX_TXP6
P_GFX_TXN6
P_GFX_TXP7
P_GFX_TXN7
P_GPP_TXP0
P_GPP_TXN0
P_GPP_TXP1
P_GPP_TXN1
P_GPP_TXP2
P_GPP_TXN2
P_GPP_TXP3
P_GPP_TXN3
P_GPP_TXP4
P_GPP_TXN4
P_GPP_TXP5
P_GPP_TXN5
P_GPP_TXP6/SATA_TXP0
P_GPP_TXN6/SATA_TXN0
P_GPP_TXP7/SATA_TXP1
P_GPP_TXN7/SATA_TXN1
PEG_ATX _GRX_P0
N1
PEG_ATX _GRX_N0
N3
PEG_ATX _GRX_P1
M2
PEG_ATX _GRX_N1
M4
PEG_ATX _GRX_P2
L2
PEG_ATX _GRX_N2
L4
PEG_ATX _GRX_P3
L1
PEG_ATX _GRX_N3
L3
PEG_ATX _GRX_P4
K2
PEG_ATX _GRX_N4
K4
PEG_ATX _GRX_P5
J2
PEG_ATX _GRX_N5
J4
PEG_ATX _GRX_P6
H1
PEG_ATX _GRX_N6
H3
PEG_ATX _GRX_P7
H2
PEG_ATX _GRX_N7
H4
PCIE_ATX_ DRX_P0
N2
PCIE_ATX_ DRX_N0
P3
PCIE_ATX_ DRX_P1
P4
PCIE_ATX_ DRX_N1
P2
PCIE_ATX_ DRX_P2
R3
PCIE_ATX_ DRX_N2
R1
PCIE_ATX_ DRX_P3
T4
PCIE_ATX_ DRX_N3
T2
PCIE_ATX_ DRX_P4
W2
PCIE_ATX_ DRX_N4
W4
PCIE_ATX_ DRX_P5
W3
PCIE_ATX_ DRX_N5
V2
V1
SATA_AT X_DRX_N0
V3
SATA_AT X_DRX_P1
U2
U4
1 2
CC417 0.22U_02 01_6.3V6KDIS@
1 2
CC418 0.22U_02 01_6.3V6KDIS@
1 2
CC419 0.22U_02 01_6.3V6KDIS@
1 2
CC420 0.22U_02 01_6.3V6KDIS@
1 2
CC422 0.22U_02 01_6.3V6KDIS@
1 2
CC421 0.22U_02 01_6.3V6KDIS@
1 2
CC423 0.22U_02 01_6.3V6KDIS@
1 2
CC424 0.22U_02 01_6.3V6KDIS@
1 2
CC425 0.22U_02 01_6.3V6KDIS@
1 2
CC426 0.22U_02 01_6.3V6KDIS@
1 2
CC427 0.22U_02 01_6.3V6KDIS@
1 2
CC428 0.22U_02 01_6.3V6KDIS@
1 2
CC429 0.22U_02 01_6.3V6KDIS@
1 2
CC430 0.22U_02 01_6.3V6KDIS@
1 2
CC431 0.22U_02 01_6.3V6KDIS@
1 2
CC432 0.22U_02 01_6.3V6KDIS@
1 2
CC1204 0.22U_04 02_16V7K
1 2
CC1203 0.22U_04 02_16V7K
1 2
CC1206 0.22U_04 02_16V7K
1 2
CC1205 0.22U_04 02_16V7K
1 2
CC1212 0.22U_04 02_16V7K
1 2
CC1211 0.22U_04 02_16V7K
1 2
CC1214 0.22U_04 02_16V7K
1 2
CC1213 0.22U_04 02_16V7K
1 2
CC1 .1U_0402_16V 7K
1 2
CC2 .1U_0402_16V 7K
1 2
CC3 .1U_0402_16V 7K
1 2
CC4 .1U_0402_16V 7K
PEG_ATX _C_GRX_P0
PEG_ATX _C_GRX_N0
PEG_ATX _C_GRX_P1
PEG_ATX _C_GRX_N1
PEG_ATX _C_GRX_P2
PEG_ATX _C_GRX_N2
PEG_ATX _C_GRX_P3
PEG_ATX _C_GRX_N3
PEG_ATX _C_GRX_P4
PEG_ATX _C_GRX_N4
PEG_ATX _C_GRX_P5
PEG_ATX _C_GRX_N5
PEG_ATX _C_GRX_P6
PEG_ATX _C_GRX_N6
PEG_ATX _C_GRX_P7
PEG_ATX _C_GRX_N7
PCIE_ATX_ C_DRX_P0 68
PCIE_ATX_ C_DRX_N0 68
PCIE_ATX_ C_DRX_P1 68
PCIE_ATX_ C_DRX_N1 68
PCIE_ATX_ C_DRX_P2 68
PCIE_ATX_ C_DRX_N2 68
PCIE_ATX_ C_DRX_P3 68
PCIE_ATX_ C_DRX_N3 68
PCIE_ATX_ C_DRX_N4 51
PCIE_ATX_ C_DRX_P5 52PCIE_ARX_ DTX_P552
PCIE_ATX_ C_DRX_N5 52
SATA_AT X_DRX_P0 67
SATA_AT X_DRX_N0 67
SATA_AT X_DRX_P1 69
SATA_AT X_DRX_N1 69
PEG_ATX _C_GRX_P0 27
PEG_ATX _C_GRX_N0 27
PEG_ATX _C_GRX_P1 27
PEG_ATX _C_GRX_N1 27
PEG_ATX _C_GRX_P2 27
PEG_ATX _C_GRX_N2 27
PEG_ATX _C_GRX_P3 27
PEG_ATX _C_GRX_N3 27
PEG_ATX _C_GRX_P4 27
PEG_ATX _C_GRX_N4 27
PEG_ATX _C_GRX_P5 27
PEG_ATX _C_GRX_N5 27
PEG_ATX _C_GRX_P6 27
PEG_ATX _C_GRX_N6 27
PEG_ATX _C_GRX_P7 27
PEG_ATX _C_GRX_N7 27
LAN
WLAN
HDDHDD
M.2 SSD2
PEG
M.2 SSD1
APU PN Table
APU Platform
UC1 R5APUQC@
UC1 R7APUQC@
UC1 R5APU@
UC1 R7APU@
Picas so
S IC RYZEN5 YM3500C4T4MFG 2.1G BGA APU
SA0000CCR20
S IC RYZEN7 YM3700C4T4MFG 2.3G BGA APU
SA0000C7640
S IC RYZEN5 YM3500C4T4MFG 2.1G APU ABO!
SA0000CCR60
S IC RYZEN7 YM3700C4T4MFG 2.3G APU ABO!
SA0000C7680
PCB Number
A A
ZZZ
EVT@
PCB 2W M LA-J621P REV 0 MB 2
DA8001L Z000
ZZZ1
PVT@
PCB FH50 Q LA-J621P LS-J6 21P/H502P
DAZ2W M00100
ZZZ2
MP@
PCB FH50 Q LA-J621P LS-J6 21P/H502P
DAZ2W M00100
5
4
Security Classification
Security Classification
Security Classification
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal PNCustomer PNCustomer PNCustomer PNCustomer PN Compal PN
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
FP5_(1/7)_PEG/PCIE/SATA
FP5_(1/7)_PEG/PCIE/SATA
FP5_(1/7)_PEG/PCIE/SATA
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1.0
1.0
1.0
6 100Monday, November 25, 2 019
6 100Monday, November 25, 2 019
6 100Monday, November 25, 2 019
1
5
www.teknisi-indonesia.com
Main Func = CPU
4
3
2
1
UC1A
DDR_A_MA[13..0]23
D D
DDR_A_MA14_W E#2 3
DDR_A_MA15_CAS#23
DDR_A_MA16_RAS#23
DDR_A_BA023
DDR_A_BA123
DDR_A_BG023
DDR_A_BG123
DDR_A_ACT#23
DDR_A_DM[7..0]23
DDR_A_DQS023
DDR_A_DQS0#23
DDR_A_DQS123
DDR_A_DQS1#23
DDR_A_DQS223
C C
B B
DDR_A_DQS2#23
DDR_A_DQS323
DDR_A_DQS3#23
DDR_A_DQS423
DDR_A_DQS4#23
DDR_A_DQS523
DDR_A_DQS5#23
DDR_A_DQS623
DDR_A_DQS6#23
DDR_A_DQS723
DDR_A_DQS7#23
DDR_A_CLK023
DDR_A_CLK0#23
DDR_A_CLK123
DDR_A_CLK1#23
DDR_A_CS0#23
DDR_A_CS1#23
DDR_A_CKE023
DDR_A_CKE123
DDR_A_ODT023
DDR_A_ODT123
DDR_A_ALERT#23
DDR_A_EVENT#23
DDR_A_RST#2 3
DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11
DDR_A_MA12
DDR_A_MA13
DDR_A_MA14_W E#
DDR_A_MA15_CAS#
DDR_A_MA16_RAS#
DDR_A_BA0
DDR_A_BA1
DDR_A_BG0
DDR_A_BG1
DDR_A_ACT#
DDR_A_DM0
DDR_A_DM1
DDR_A_DM2
DDR_A_DM3
DDR_A_DM4
DDR_A_DM5
DDR_A_DM6
DDR_A_DM7
DDR_A_DQS0
DDR_A_DQS0#
DDR_A_DQS1
DDR_A_DQS1#
DDR_A_DQS2
DDR_A_DQS2#
DDR_A_DQS3
DDR_A_DQS3#
DDR_A_DQS4
DDR_A_DQS4#
DDR_A_DQS5
DDR_A_DQS5#
DDR_A_DQS6
DDR_A_DQS6#
DDR_A_DQS7
DDR_A_DQS7#
DDR_A_CLK0
DDR_A_CLK0#
DDR_A_CLK1
DDR_A_CLK1#
DDR_A_CS0#
DDR_A_CS1#
DDR_A_CKE0
DDR_A_CKE1
DDR_A_ODT0
DDR_A_ODT1
DDR_A_ALERT#
DDR_A_EVENT#
DDR_A_RST#
AF25
AE23
AD27
AE21
AC24
AC26
AD21
AC27
AD22
AC21
AF22
AA24
AC23
AJ25
AG27
AG23
AG26
AF21
AF27
AA21
AA27
AA22
AL24
AN27
AW25
AT21
AM26
AM27
AN24
AN25
AU23
AT23
AV20
AW20
AD25
AD24
AE26
AE27
AG21
AJ27
AG24
AJ22
AA25
AE24
F21
G27
N24
N23
T27
F22
G22
H27
H26
N27
N26
R21
P21
V24
V23
Y23
Y26
Y24
MA_ADD0
MA_ADD1
MA_ADD2
MA_ADD3
MA_ADD4
MA_ADD5
MA_ADD6
MA_ADD7
MA_ADD8
MA_ADD9
MA_ADD10
MA_ADD11
MA_ADD12
MA_ADD13_BANK2
MA_WE_L_ADD14
MA_CAS_L_ADD15
MA_RAS_L_ADD16
MA_BANK0
MA_BANK1
MA_BG0
MA_BG1
MA_ACT_L
MA_DM0
MA_DM1
MA_DM2
MA_DM3
MA_DM4
MA_DM5
MA_DM6
MA_DM7
RSVD_36
MA_DQS_H0
MA_DQS_L0
MA_DQS_H1
MA_DQS_L1
MA_DQS_H2
MA_DQS_L2
MA_DQS_H3
MA_DQS_L3
MA_DQS_H4
MA_DQS_L4
MA_DQS_H5
MA_DQS_L5
MA_DQS_H6
MA_DQS_L6
MA_DQS_H7
MA_DQS_L7
RSVD_41
RSVD_40
MA_CLK_H0
MA_CLK_L0
MA_CLK_H1
MA_CLK_L1
MA_CS_L0
MA_CS_L1
MA_CKE0
MA_CKE1
MA_ODT0
MA_ODT1
MA_ALERT_L
MA_EVENT_L
MA_RESET_L
@
MEMORY A
FP5 REV 0.90
PART 1 OF 13
FP5_BGA_1140P
MA_DATA0
MA_DATA1
MA_DATA2
MA_DATA3
MA_DATA4
MA_DATA5
MA_DATA6
MA_DATA7
MA_DATA8
MA_DATA9
MA_DATA10
MA_DATA11
MA_DATA12
MA_DATA13
MA_DATA14
MA_DATA15
MA_DATA16
MA_DATA17
MA_DATA18
MA_DATA19
MA_DATA20
MA_DATA21
MA_DATA22
MA_DATA23
MA_DATA24
MA_DATA25
MA_DATA26
MA_DATA27
MA_DATA28
MA_DATA29
MA_DATA30
MA_DATA31
MA_DATA32
MA_DATA33
MA_DATA34
MA_DATA35
MA_DATA36
MA_DATA37
MA_DATA38
MA_DATA39
MA_DATA40
MA_DATA41
MA_DATA42
MA_DATA43
MA_DATA44
MA_DATA45
MA_DATA46
MA_DATA47
MA_DATA48
MA_DATA49
MA_DATA50
MA_DATA51
MA_DATA52
MA_DATA53
MA_DATA54
MA_DATA55
MA_DATA56
MA_DATA57
MA_DATA58
MA_DATA59
MA_DATA60
MA_DATA61
MA_DATA62
MA_DATA63
RSVD_34
RSVD_35
RSVD_51
RSVD_52
RSVD_27
RSVD_28
RSVD_43
RSVD_42
MA_PAROUT
J21
H21
F23
H23
G20
F20
J22
J23
G25
F26
L24
L26
L23
F25
K25
K27
M25
M27
P27
R24
L27
M24
P24
P25
M22
N21
T22
V21
L21
M20
R23
T21
AL27
AL25
AP26
AR27
AK26
AK24
AM24
AP27
AM23
AM21
AR25
AU27
AL22
AL21
AP24
AP23
AW26
AV25
AV22
AW22
AU26
AV27
AW23
AT22
AW21
AU21
AP21
AN20
AR22
AN22
AT20
AR20
T24
T25
W25
W27
R26
R27
V27
V26
AF24
DDR_A_DQ0
DDR_A_DQ1
DDR_A_DQ2
DDR_A_DQ3
DDR_A_DQ4
DDR_A_DQ5
DDR_A_DQ6
DDR_A_DQ7
DDR_A_DQ8
DDR_A_DQ9
DDR_A_DQ10
DDR_A_DQ11
DDR_A_DQ12
DDR_A_DQ13
DDR_A_DQ14
DDR_A_DQ15
DDR_A_DQ16
DDR_A_DQ17
DDR_A_DQ18
DDR_A_DQ19
DDR_A_DQ20
DDR_A_DQ21
DDR_A_DQ22
DDR_A_DQ23
DDR_A_DQ24
DDR_A_DQ25
DDR_A_DQ26
DDR_A_DQ27
DDR_A_DQ28
DDR_A_DQ29
DDR_A_DQ30
DDR_A_DQ31
DDR_A_DQ32
DDR_A_DQ33
DDR_A_DQ34
DDR_A_DQ35
DDR_A_DQ36
DDR_A_DQ37
DDR_A_DQ38
DDR_A_DQ39
DDR_A_DQ40
DDR_A_DQ41
DDR_A_DQ42
DDR_A_DQ43
DDR_A_DQ44
DDR_A_DQ45
DDR_A_DQ46
DDR_A_DQ47
DDR_A_DQ48
DDR_A_DQ49
DDR_A_DQ50
DDR_A_DQ51
DDR_A_DQ52
DDR_A_DQ53
DDR_A_DQ54
DDR_A_DQ55
DDR_A_DQ56
DDR_A_DQ57
DDR_A_DQ58
DDR_A_DQ59
DDR_A_DQ60
DDR_A_DQ61
DDR_A_DQ62
DDR_A_DQ63
DDR_A_PAR
DDR_A_DQ[63..0] 23
DDR_A_PAR 23
DDR_B_MA[13..0]24
DDR_B_MA14_ WE#24
DDR_B_MA15_ CAS#24
DDR_B_MA16_ RAS#24
DDR_B_BA024
DDR_B_BA124
DDR_B_BG024
DDR_B_BG124
DDR_B_ACT#2 4
DDR_B_DM[7 ..0]24
DDR_B_DQS024
DDR_B_DQS0 #24
DDR_B_DQS124
DDR_B_DQS1 #24
DDR_B_DQS224
DDR_B_DQS2 #24
DDR_B_DQS324
DDR_B_DQS3 #24
DDR_B_DQS424
DDR_B_DQS4 #24
DDR_B_DQS524
DDR_B_DQS5 #24
DDR_B_DQS624
DDR_B_DQS6 #24
DDR_B_DQS724
DDR_B_DQS7 #24
DDR_B_CLK 024
DDR_B_CLK 0#24
DDR_B_CLK 124
DDR_B_CLK 1#24
DDR_B_CS0 #24
DDR_B_CS1 #24
DDR_B_CKE024
DDR_B_CKE124
DDR_B_ODT 024
DDR_B_ODT 124
DDR_B_ALERT #24
DDR_B_EVENT #24
DDR_B_RST #24
DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10
DDR_B_MA11
DDR_B_MA12
DDR_B_MA13
DDR_B_MA14_ WE#
DDR_B_MA15_ CAS#
DDR_B_MA16_ RAS#
DDR_B_BA0
DDR_B_BA1
DDR_B_BG0
DDR_B_BG1
DDR_B_ACT#
DDR_B_DM0
DDR_B_DM1
DDR_B_DM2
DDR_B_DM3
DDR_B_DM4
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7
DDR_B_DQS0
DDR_B_DQS0 #
DDR_B_DQS1
DDR_B_DQS1 #
DDR_B_DQS2
DDR_B_DQS2 #
DDR_B_DQS3
DDR_B_DQS3 #
DDR_B_DQS4
DDR_B_DQS4 #
DDR_B_DQS5
DDR_B_DQS5 #
DDR_B_DQS6
DDR_B_DQS6 #
DDR_B_DQS7
DDR_B_DQS7 #
DDR_B_CLK 0
DDR_B_CLK 0#
DDR_B_CLK 1
DDR_B_CLK 1#
DDR_B_CS0 #
DDR_B_CS1 #
DDR_B_CKE0
DDR_B_CKE1
DDR_B_ODT 0
DDR_B_ODT 1
DDR_B_ALERT #
DDR_B_EVENT #
DDR_B_RST #
AG30
AC32
AC30
AB29
AB31
AA30
AA29
AA31
W29
AH29
W31
AL30
AK30
AK32
AJ30
AH31
AG32
AP30
AW31
BB26
BD22
AR29
AR31
AW30
AW29
BC25
BA25
BC22
BA22
AC31
AD30
AD29
AD31
AE30
AE32
AF29
AF31
AJ31
AM31
AJ29
AM29
AL31
AM32
AL29
AM30
W30
AG29
Y30
Y32
V31
V29
V30
C21
C25
E32
K30
N32
D22
B22
D25
B25
F29
F30
K31
K29
N31
N29
U29
T30
V32
U31
T31
MB_ADD0
MB_ADD1
MB_ADD2
MB_ADD3
MB_ADD4
MB_ADD5
MB_ADD6
MB_ADD7
MB_ADD8
MB_ADD9
MB_ADD10
MB_ADD11
MB_ADD12
MB_ADD13_BANK2
MB_WE_L_ADD14
MB_CAS_L_ADD15
MB_RAS_L_ADD16
MB_BANK0
MB_BANK1
MB_BG0
MB_BG1
MB_ACT_L
MB_DM0
MB_DM1
MB_DM2
MB_DM3
MB_DM4
MB_DM5
MB_DM6
MB_DM7
RSVD_21
MB_DQS_H0
MB_DQS_L0
MB_DQS_H1
MB_DQS_L1
MB_DQS_H2
MB_DQS_L2
MB_DQS_H3
MB_DQS_L3
MB_DQS_H4
MB_DQS_L4
MB_DQS_H5
MB_DQS_L5
MB_DQS_H6
MB_DQS_L6
MB_DQS_H7
MB_DQS_L7
RSVD_20
RSVD_18
MB_CLK_H0
MB_CLK_L0
MB_CLK_H1
MB_CLK_L1
MB_CLK_H2
MB_CLK_L2
MB_CLK_H3
MB_CLK_L3
MB0_CS_L0
MB0_CS_L1
MB1_CS_L0
MB1_CS_L1
MB0_CKE0
MB0_CKE1
MB1_CKE0
MB1_CKE1
MB0_ODT0
MB0_ODT1
MB1_ODT0
MB1_ODT1
MB_ALERT_L
MB_EVENT_L
MB_RESET_L
@
UC1I
MEMORY B
FP5 REV 0.90
PART 9 OF 13
FP5_BGA_1140P
MB_DATA0
MB_DATA1
MB_DATA2
MB_DATA3
MB_DATA4
MB_DATA5
MB_DATA6
MB_DATA7
MB_DATA8
MB_DATA9
MB_DATA10
MB_DATA11
MB_DATA12
MB_DATA13
MB_DATA14
MB_DATA15
MB_DATA16
MB_DATA17
MB_DATA18
MB_DATA19
MB_DATA20
MB_DATA21
MB_DATA22
MB_DATA23
MB_DATA24
MB_DATA25
MB_DATA26
MB_DATA27
MB_DATA28
MB_DATA29
MB_DATA30
MB_DATA31
MB_DATA32
MB_DATA33
MB_DATA34
MB_DATA35
MB_DATA36
MB_DATA37
MB_DATA38
MB_DATA39
MB_DATA40
MB_DATA41
MB_DATA42
MB_DATA43
MB_DATA44
MB_DATA45
MB_DATA46
MB_DATA47
MB_DATA48
MB_DATA49
MB_DATA50
MB_DATA51
MB_DATA52
MB_DATA53
MB_DATA54
MB_DATA55
MB_DATA56
MB_DATA57
MB_DATA58
MB_DATA59
MB_DATA60
MB_DATA61
MB_DATA62
MB_DATA63
RSVD_17
RSVD_19
RSVD_26
RSVD_29
RSVD_16
RSVD_15
RSVD_25
RSVD_24
MB_PAROUT
B21
D21
B23
D23
A20
C20
A22
C22
D24
A25
D27
C27
C23
B24
C26
B27
C30
E29
H29
H31
A28
D28
F31
G30
J29
J31
L29
L31
H30
H32
L30
L32
AP29
AP32
AT29
AU32
AN30
AP31
AR30
AT31
AU29
AV30
BB30
BA28
AU30
AU31
AY32
AY29
BA27
BC27
BA24
BC24
BD28
BB27
BB25
BD25
BC23
BB22
BC21
BD20
BB23
BA23
BB21
BA21
M31
N30
P31
R32
M30
M29
P30
P29
AG31
DDR_B_DQ0
DDR_B_DQ1
DDR_B_DQ2
DDR_B_DQ3
DDR_B_DQ4
DDR_B_DQ5
DDR_B_DQ6
DDR_B_DQ7
DDR_B_DQ8
DDR_B_DQ9
DDR_B_DQ10
DDR_B_DQ11
DDR_B_DQ12
DDR_B_DQ13
DDR_B_DQ14
DDR_B_DQ15
DDR_B_DQ16
DDR_B_DQ17
DDR_B_DQ18
DDR_B_DQ19
DDR_B_DQ20
DDR_B_DQ21
DDR_B_DQ22
DDR_B_DQ23
DDR_B_DQ24
DDR_B_DQ25
DDR_B_DQ26
DDR_B_DQ27
DDR_B_DQ28
DDR_B_DQ29
DDR_B_DQ30
DDR_B_DQ31
DDR_B_DQ32
DDR_B_DQ33
DDR_B_DQ34
DDR_B_DQ35
DDR_B_DQ36
DDR_B_DQ37
DDR_B_DQ38
DDR_B_DQ39
DDR_B_DQ40
DDR_B_DQ41
DDR_B_DQ42
DDR_B_DQ43
DDR_B_DQ44
DDR_B_DQ45
DDR_B_DQ46
DDR_B_DQ47
DDR_B_DQ48
DDR_B_DQ49
DDR_B_DQ50
DDR_B_DQ51
DDR_B_DQ52
DDR_B_DQ53
DDR_B_DQ54
DDR_B_DQ55
DDR_B_DQ56
DDR_B_DQ57
DDR_B_DQ58
DDR_B_DQ59
DDR_B_DQ60
DDR_B_DQ61
DDR_B_DQ62
DDR_B_DQ63
DDR_B_PAR
DDR_B_DQ[63 ..0] 24
DDR_B_PAR 24
EVENT# pull high
+1.2V
1 2
RC1 1K_0402_5%
+1.2V
1 2
A A
5
RC2 1K_0402_5%
DDR_B_EVENT #
DDR_A_EVENT#
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
2
Date : Sheet of
Compal Electronics, Inc.
FP5_(2/7)_DDR4
FP5_(2/7)_DDR4
FP5_(2/7)_DDR4
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1.0
1.0
7 100Monday, November 25, 2019
7 100Monday, November 25, 2019
1
7 100Monday, November 25, 2019
1.0
A
www.teknisi-indonesia.com
Main Func = CPU
EC/THERM
+3VS
1 2
RC105 1K_0402_ 5%
1 2
RC106 1K_0402_ 5%
1 2
RC107 1K_0402_ 5%
1 2
RC108 1K_0402_ 5%
1 1
EC_SMB_CK227,40,58,66
EC_SMB_DA227,40,58,66
2 2
+3VS
1 2
RC664 1K_0402_5%
1
@EMC@
CC1202
.1U_0402_1 6V7K
2
1
EMC@
CC5
33P_0402_5 0V8J
2
Close to APU
SVID
+1.8VS
1 2
3 3
RC109 1K_0402_ 5%@
1 2
RC110 1K_0402_ 5%@
1 2
RC111 1K_0402_ 5%@
EC_SMB_CK2
EC_SMB_DA2
APU_SID
APU_ALERT#
APU_SIC
APU_PROCHOT#
1 2
RC616 0_0402_ 5%
1 2
RC617 0_0402_ 5%
THERMTRIP#
1
EMC@
CC6
33P_0402_5 0V8J
2
APU_SVT_R
APU_SVC
APU_SVD
APU_PROCHOT#
APU_RST#
APU_PWROK
APU_SIC
APU_SID
APU_SVT_R88
HDMI
EDP
+1.8VS
+1.8VS
APU_PWROK88
APU_SVC88
APU_SVD88
B
APU_DP0_P040
APU_DP0_N040
APU_DP0_P140
APU_DP0_N140
APU_DP0_P240
APU_DP0_N240
APU_DP0_P340
APU_DP0_N340
EDP_TXP038
EDP_TXN038
EDP_TXP138
EDP_TXN138
EDP_TXP238
EDP_TXN238
EDP_TXP338
EDP_TXN338
1 2
RC80 300_0402_ 5%
1 2
RC81 300_0402_ 5%
THERMTRIP#58
APU_PROCHOT#58,84,88
1 2
RC669 0_0402_5%
1 2
RC670 0_0402_5%
APU_DP0_P0
APU_DP0_N0
APU_DP0_P1
APU_DP0_N1
APU_DP0_P2
APU_DP0_N2
APU_DP0_P3
APU_DP0_N3
EDP_TXP0
EDP_TXN0
EDP_TXP1
EDP_TXN1
EDP_TXP2
EDP_TXN2
EDP_TXP3
EDP_TXN3
APU_TDI
APU_TDO
APU_TCK
APU_TMS
APU_TRST#
APU_DBREQ#
APU_RST#
APU_PWROK
APU_SIC
APU_SID
APU_ALERT#
THERMTRIP#
APU_PROCHOT#
APU_SVC_R
APU_SVD_R
APU_SVT_R
AW3
AW4
AW2
AP16
AU2
AU4
AU1
AU3
AV3
H14
L19
F16
H16
J14
J15
J16
C8
A8
D8
B8
B6
C7
C6
D6
E6
D5
E1
C1
F3
E4
F4
F2
DP0_TXP0
DP0_TXN0
DP0_TXP1
DP0_TXN1
DP0_TXP2
DP0_TXN2
DP0_TXP3
DP0_TXN3
DP1_TXP0
DP1_TXN0
DP1_TXP1
DP1_TXN1
DP1_TXP2
DP1_TXN2
DP1_TXP3
DP1_TXN3
TDI
TDO
TCK
TMS
TRST_L
DBREQ_L
RESET_L
PWROK
SIC
SID
ALERT_L
THERMTRIP_L
PROCHOT_L
SVC0
SVD0
SVT0
@
DISPLAY/SVI2/ JTAG/TE ST
DP3:
DP2:
DP1: eDP
DP0: HDMI
IO18S5
IO18
IO33
IO18
FP5_BGA_1140P
UC1C
FP5 REV 0.90
PART 3 OF 13
C
IO18
DP_DIGON
DP_VARY_BL
DP0_AUXP
DP0_AUXN
DP1_AUXP
DP1_AUXN
DP2_AUXP
DP2_AUXN
DP3_AUXP
DP3_AUXN
DP_STEREOSYNC
SMU_ZVDD
CORETYPE
VDDP_SENSE
VDDCR_SOC_SENSE
VDDCR_SENSE
VSS_SENSE_A
VSS_SENSE_B
DP_BLON
DP0_HPD
DP1_HPD
DP2_HPD
DP3_HPD
RSVD_4
RSVD_3
RSVD_2
TEST4
TEST5
TEST6
TEST14
TEST15
TEST16
TEST17
TEST31
TEST41
TEST470
TEST471
ENBKL_R
G15
ENVDD_R
F15
INVTPWM_R
L14
APU_DP0_CTR L_CLK
D9
APU_DP0_CTR L_DATA
B9
APU_DP0_HPD
C10
EDP_AUXP
G11
EDP_AUXN
F11
EDP_HPD
G13
J12
H12
K13
J10
H10
K8
DP_STEREOSYNC
K15
F14
F12
F10
APU_TEST4
AP14
APU_TEST5
AN14
F13
APU_TEST14
G18
APU_TEST15
H19
APU_TEST16
F18
APU_TEST17
F19
APU_TEST31
W24
APU_TEST41
AR11
APU_TEST470
AJ21
APU_TEST471
AK21
SMU_ZVDDP
V4
AW11
CORETYPE
APU_VDDP_SEN_H
AN11
APU_CORESOC_SE N_H
J19
APU_CORE_SEN_ H
K18
APU_VSS_SEN_L
J18
APU_VDDP_SEN_L
AM11
APU_DP0_CTR L_CLK 40
APU_DP0_CTR L_DATA 40
APU_DP0_HPD 40
EDP_AUXP 38
EDP_AUXN 38
EDP_HPD 38
TP@
T4949
TP@
T4948
TP@
T4942
TP@
T4941
TP@
T4940
TP@
T4939
1 2
RC1682 196_040 2_1%
1 2
RC1681 1K_0402 _5%@
APU_VDDP_SEN_H 87
APU_CORESOC_SE N_H 88
APU_CORE_SEN_ H 88
APU_VSS_SEN_L 88
APU_VDDP_SEN_L 87
D
HDMI
EDP
+0.9VS
+3VALW
Leakage prevent from power side
DISP
ENBKL_R
ENVDD_R
ENVDD_R
INVTPWM_R
ENBKL
ENVDD
INVTPWM
ENBKL_R
ENVDD_R
INVTPWM_R
+1.8VALW
5
UC66
1
P
NC
4
ENBKL
Y
2
A
G
NL17SZ07EDFT 2G_SC70-5
3
SA0000BIO00
+1.8VALW
5
UC64
1
P
NC
4
Y
2
A
G
NL17SZ07EDFT 2G_SC70-5
3
SA0000BIO00
@
1 2
RC690 0_0402_5%RS@
+1.8VALW
5
UC65
1
P
NC
4
Y
2
A
G
NL17SZ07EDFT 2G_SC70-5
3
SA0000BIO00
1 2
RC3 4.7K_0402_5 %
1 2
RC4 4.7K_0402_5 %@
1 2
RC5 4.7K_0402_5 %
1 2
RC6130 100K_04 02_5%
1 2
RC6131 100K_04 02_5%
1 2
RC6132 100K_04 02_5%@
ENVDD
INVTPWM
E
ENBKL 58
ENVDD 38
ENVDD
INVTPWM 38
+3VS
HDT+
+1.8VALW
APU_TRST#
CH2
0.01U_0402 _16V7K
4 4
1 2
RH21 33_0402_5%
RH38 10K_0402_5%
2
RH39 10K_0402_5%
1
RH40 10K_0402_5%
A
12
12
HDT_P11
HDT_P13
12
JHDT1
CONN@
1
1
2
3
3
4
5
5
6
7
7
8
9
9
10
11
11
12
13
13
14
15
15
16
17
17
18
19
19
20
SAMTE_ASP-13644 6-07-B
2
4
6
8
10
12
14
16
18
20
APU_TCK
APU_TMS
APU_TDI
APU_TDO
APU_PWROK
APU_RST#
APU_DBREQ#_RHDT_P15
1 2
RH33 33_0402_5%
B
Follow C5V08
APU_DBREQ#
APU_TCK
APU_TMS
APU_TDI
APU_DBREQ#
APU_TRST#APU_TRST#_R
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
1 2
RH34 1K_0402_5%
1 2
RH35 1K_0402_5%
1 2
RH36 1K_0402_5%
1 2
RH37 1K_0402_5%
1 2
RH26 1K_0402_5 %
+1.8VALW
Compal Secret Data
Compal Secret Data
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
D
TESTPOINT
DP_STEREOSYNC
APU_TEST14
APU_TEST15
APU_TEST16
APU_TEST17
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
Date : Sheet of
1 2
RC155 1K_0402_5%
1 2
RC154 1K_0402_5%@
RC112 10K_0402 _5%@
RC113 10K_0402 _5%@
RC114 10K_0402 _5%@
RC115 10K_0402 _5%@
12
12
12
12
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
(3/7)_DISP/MISC/HDT
(3/7)_DISP/MISC/HDT
(3/7)_DISP/MISC/HDT
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
+1.8VS
+1.8VS
1.0
1.0
8 100Monday, November 25, 2019
8 100Monday, November 25, 2019
8 100Monday, November 25, 2019
1.0
Main Func = CPU
www.teknisi-indonesia.com
A
B
C
D
E
12
12
10K_0402_5%
12
10K_0402_5%
AGPIO9
DIS
Type1
RSVRSV
RC6147
@
RC6148
+1.8VALW
+3VS
+3VALW
+3VS
12
10K_0402_5%
12
10K_0402_5%
AGPIO1 2
RSV
DMIC x2
@
RC6135
RC6136
12
10K_0402_5%
12
10K_0402_5%
AGPIO2 3
RSV
RSV
+3VALW
@
RC6175
@
RC6174
12
12
UC1D
SW PU/PD
SW PU/PD
ACPI/AUDIO/I2C/GPI O/MISC
SW PU/PD
SW PU/PD
SW PU/PD
SW PU/PD
SW PU/PD
SW PU/PD
SW PU/PD
FP5 REV 0.90
PART 4 OF 13
FP5_BGA_1140P
1.8V_S5
1.8V_S5
SW PU/PD
EGPIO41/SFI_S5_EGPIO41
AGPIO39/SFI_S5_AGPIO39
I2C0_SCL/SFI0_I2C_SCL/EGPIO151
I2C0_SDA/SFI0_I2C_SDA/EGPIO152
I2C1_SCL/SFI1_I2C_SCL/EGPIO149
I2C1_SDA/SFI1_I2C_SDA/EGPIO150
I2C2_SCL/EGPIO113/SCL0
3.3V
I2C2_SDA/EGPIO114/SDA0
I2C3_SCL/AGPIO19/SCL1
3.3V_S5
I2C3_SDA/AGPIO20/SDA1
AGPIO4/SATAE_IFDET
SATA_ACT_L/AGPIO130
3.3VALW input
3.3VS input
3.3VS input
3.3VS Output
3.3VS input
3.3VS input
3.3VS input
3.3VS input
PSA_I2C_SCL
PSA_I2C_SDA
AGPIO5/DEVSLP0
AGPIO6/DEVSLP1
INTRUDER_ALERT
SPKR/AGPIO91
BLINK/AGPIO11
GENINT1_L/AGPIO89
GENINT2_L/AGPIO90
FANIN0/AGPIO84
FANOUT0/AGPIO85
AGPIO3
AGPIO9
AGPIO40
AGPIO69
AGPIO86
AW12
AU12
AR13
AT13
AN8
AN9
BC20
BA20
AM9
AM10
L16
M16
AT15
AW10
AP9
AU10
AV15
AU7
AU6
AW13
AW15
AU14
AU16
AV8
AW16
BD15
AR18
AT18
I2C_0_SCL
I2C_0_SDA
I2C_1_SCL
I2C_1_SDA
SMB_0_SCL
SMB_0_SDA
I2C_3_SCL
I2C_3_SDA
AGPIO3
AGPIO4
AGPIO5
DEVSLP1
PANEL_OD#
AGPIO9
AGPIO40
APU_SPKR
AGPIO11
TP_I2C_INT#_APU
SMB_0_SCL 23,24
SMB_0_SDA 23,24
I2C_3_SCL 63
I2C_3_SDA 63
AGPIO5 27
DEVSLP1 68
PANEL_OD# 38
AGPIO40 68
APU_SPKR 56
TP_I2C_INT#_APU 63
DDR4
Touch Pad
1 2
CC7 150P_0402_50V8J
1 2
CC100 150P_04 02_50V8J@
1 2
1 1
RC29 33_0402_5%
1 2
RC704 33_0402_5%@
EC_RSMRST#58
PBTN_OUT#58
SYS_PWRGD_EC58
SLP_S3#58
SLP_S5#58
ACPI
+3VALW
1 2
RC6133 10K _0402_5%@
CRB use S0-rail
+3VALW
2 2
+3VS
12
12
RC6165
10K_0402_1%@
RC28
10K_0402_1%
2
CC8
0.22U_0402_16V7K
1
APU_PCIE_WAKE#
Reserve for MBDG/CRB
+1.8VALW
CC1210
10U_0402_6.3V6M
1 2
@
12
RC54
22K_0402_1%
SYS_PWRGD_EC EC_RSMRST#
1
CC16
1U_0201_6.3V6M
2
HDA_SDIN056
APU_PCIE_RST#_RAPU_PCIE_RST#_C
APU_PCIE1_RST#_RAPU_PCIE1_RST#_C
EC_RSMRST#
PBTN_OUT#
SYS_PWRGD_EC
SYS_RST#
APU_PCIE_WAKE#
SLP_S3#
SLP_S5#
AGPIO10
AGPIO23
AGPIO12
HDA_BIT_CLK
HDA_SDIN0
HDA_SDIN1
HDA_SDIN2
HDA_RST#
HDA_SYNC
HDA_SDOUT
AGPIO7
BD5
PCIE_RST0_L/EGPIO26
BB6
PCIE_RST1_L/EGPIO27
AT16
RSMRST_L
AR15
PWR_BTN_L/AGPIO0
AV6
PWR_GOOD
AP10
SYS_RESET_L/AGPIO1
AV11
WAKE_L/AGPIO2
AV13
SLP_S3_L
AT14
SLP_S5_L
AR8
S0A3_GPIO/AGPIO10
AT10
AC_PRES/AGPIO23
AN6
LLB_L/AGPIO12
AW8
EGPIO42
AR2
AZ_BITCLK/TDM_BCLK_MIC
AP7
AZ_SDIN0/CODEC_GPI
AP1
AZ_SDIN1/SW_DATA1B/TDM_BCLK_PLAYBACK
AP4
AZ_SDIN2/SW_DATA2/TDM_DATA_PLAYBACK
AP3
AZ_RST_L/SW_DATA1A/SW_DATA3/TDM_DATA_MIC
AR4
AZ_SYNC/TDM_FRM_MIC
AR3
AZ_SDOUT/TDM_FRM_PLAYBACK
AT2
SW_MCLK/TDM_BCLK_BT
AT4
SW_DATA0/TDM_DOUT_BT
AR6
AGPIO7/FCH_ACP_I2S_SDIN_BT
AP6
AGPIO8/FCH_ACP_I2S_LRCLK_BT
@
I2C_0_SCL
I2C_0_SDA
I2C_1_SCL
I2C_1_SDA
SMB_0_SCL
SMB_0_SDA
I2C_3_SCL
I2C_3_SDA
DEVSLP1
1 2
RC6139 2.2K _0402_5%@
1 2
RC6140 2.2K _0402_5%@
1 2
RC6176 2.2K _0402_5%@
1 2
RC6177 2.2K _0402_5%@
1 2
RC6157 2.2K _0402_5%
1 2
RC6156 2.2K _0402_5%
1 2
RC6159 2.2K _0402_5%
1 2
RC6158 2.2K _0402_5%
RC663 10K_0402_5%@
AGPIO4 0
RSV
H
L
APU_PCIE_RST#_C APU_PCIE_RST#_U
APU_PCIE1_RST#_C
APU_PCIE_RST#_U APU_PCIE_RST#
APU_PCIE_RST#_U
3 3
RC6160
10K_0402_5% @
1 2
1 2
RC700 0_0402_5%RS@
1 2
RC701 0_0402_5%@
1 2
RC30 0_0402_5%RS @
+3VALW
1
IN1
2
IN2
@
CC14
0.1U_0201_10V6K
1 2
@
5
P
APU_PCIE_RST#
4
O
G
UC4
SA0000BIP00
3
MC74VHC1G08EDFT2G_SC70-5
APU_PCIE_RST# 27,51,52,68
GPIO Table
AGPIO40
AGPIO9
AGPIO12
AGPIO23
@
RC693
10K_0402_5%
@
RC692
10K_0402_5%
AGPIO1 0 AGPIO11
AGPIO3 AGPIO4AGPI O7AG PIO5
HDA
Strap Pin
APU_SPI_ CLK_R SYS_RST#
USE 48MHZ CRYSTAL
H
CLOCK
B
(Default)
USE 100MHZ PCIE
L
CLOCK AS
REFERENCE CLOCK
APU_SPI_CLK_R10
HDA_SDIN1
HDA_SDIN2
HDA_SDIN0
HDA_RST#
HDA_BIT_CLK
HDA_SYNC
HDA_SDOUT
1 2
HDA_RST#_R56
HDA_BIT_CLK_R5 6
HDA_SYNC_R56
HDA_SDOUT_R56
4 4
RC116 33_0402_5%EMC@
1 2
RC117 33_0402_5%EMC@
1 2
RC118 33_0402_5%EMC@
1 2
RC119 33_0402_5%EMC@
1 2
RC120 1K_0402_5%
1 2
RC121 1K_0402_5%
1 2
RC122 1K_0402_5%
1 2
RC123 1K_0402_5%
1 2
RC695 10K_0402_5 %@
1 2
RC696 10K_0402_5 %@
1 2
RC703 10K_0402_5 %@
A
NORMAL RESET MODE
(Default)
SHORT RESET MODE
+1.8VS +1.8VALW +3VALW
12
RC622
10K_0402_5%
10K_0402_5% @
APU_SPI_CLK_R
SYS_RST#
RC1703
2K_0402_5% @
+3VALW+ 3VALW
12
10K_0402_5%
12
10K_0402_5%
RC6168
RC6169
12
@
12
@
@
RC619
10K_0402_5%
AGPIO10
AGPIO11
@
RC6134
10K_0402_5%
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
FP5_(4/7)_GPIO/HDA/STRAP
FP5_(4/7)_GPIO/HDA/STRAP
FP5_(4/7)_GPIO/HDA/STRAP
Size
Size
Size
Document Number Re v
Document Number Re v
Document Number Re v
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
Date : Sheet of
12
12
@
@
RC6137
RC6145
10K_0402_5%
10K_0402_5%
12
12
RC951
RC47
10K_0402_5%
12
12
RC929
2K_0402_5% @
C
AGPIO5
12
12
@
@
RC6138
RC6146
10K_0402_5%
10K_0402_5%
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
D
@
RC6170
10K_0402_5%
AGPIO3
AGPIO4AGPIO7
@
RC6171
10K_0402_5%
Deciphered Date
Deciphered Date
Deciphered Date
+3VALW
12
12
@
RC6172
10K_0402_5%
12
12
@
RC6173
10K_0402_5%
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
9 100Monday, November 25, 2019
9 100Monday, November 25, 2019
9 100Monday, November 25, 2019
1.0
1.0
1.0
Main Func = CPU
www.teknisi-indonesia.com
A
+3VS
1
YC2
48MHZ_8PF_7V48000010
SJ10000JP00
4
1
C797
3.9P_0402_50V8C
2
12
YC3
APU_USBC_SCL
APU_USBC_SDA
CLKREQ_PCIE#0
CLKREQ_PCIE#2
CLKREQ_PEG#4
CLKREQ_PCIE#3
48M_X2
48M_X1
32K_X1
32K_X2
1 2
RC1695 10K _0402_5%
1 2
1 1
RC6149 10K _0402_5%
1 2
RC1696 10K _0402_5%
1 2
RC1697 10K _0402_5%
48MHz CRYSTAL
1 2
RC939
1M_0402_5%
2
3
1
C796
3.9P_0402_50V8C
2
2 2
32.768KHz CRYSTAL
32.768KHZ_9PF_X1A000141000200
1
CC686
12P_0402_50V8J
2
2
3
SJ10000PW00
RC914
20M_0402_5%
1
4
12
1
CC682
10P_0402_50V8J
2
USB Function
+1.8VALW
1 2
3 3
4 4
RC94 4.7K_0402_5 %
1 2
RC95 4.7K_0402_5 %
B
M.2 SSD1
M.2 WLAN
LAN
DGP U
M.2 SSD1
WLAN
LAN
DGP U
CAMERA
Type-A MB CHG
Type-A MB
Type-C MB
Type-A SUB
USB Hub
C
UC1E
SW PU/PD
M.2 WLAN/BT
GBE LAN
M.2 WWAN
M.2 WLAN
PCIE X4 DT SLOT
M.2 PCIE SSD
EVAL GFX SLOT
USB_0_DP0
USB_0_DM0
USB_0_DP1
USB_0_DM1
USB_0_DP2
USB_0_DM2
USB_0_DP3
USB_0_DM3
USB_1_DP0
USB_1_DM0
USB_1_DP1
USB_1_DM1
USBC_I2C_SCL
USBC_I2C_SDA
USB_OC0_L/AGPIO16
USB_OC1_L/AGPIO17
USB_OC2_L/AGPIO18
USB_OC3_L/AGPIO24
AGPIO14/USB_OC4_L
AGPIO13/USB_OC5_L
CLK/LPC/EMMC/SD/SPI/eSPI/ UART
FP5 REV 0.90
PART 5 OF 13
Controller 0
Controller 1
SW PU/PD
FP5 REV 0.90
PART 10 OF 13
SW PU/PD
SW PU/PD
SW PU/PD
SW PU/PD
SW PU/PD
SW PU/PD
FP5_BGA_1140P
UC1J
USB
Port 0
Port 3
FP5_BGA_1140P
EGPIO70/SD_CLK
LPC_PD_L/SD_CMD/AGPIO21
LAD0/SD_DATA0/EGPIO104
LAD1/SD_DATA1/EGPIO105
LAD2/SD_DATA2/EGPIO106
LAD3/SD_DATA3/EGPIO107
LPCCLK0/EGPIO74
LPC_CLKRUN_L/AGPIO88
LPCCLK1/EGPIO75
SERIRQ/AGPIO87
LFRAME_L/EGPIO109
LPC_RST_L/SD_WP_L/AGPIO32
AGPIO68/SD_CD
LPC_PME_L/SD_PWR_CTRL/AGPIO22
SPI_ROM_REQ/EGPIO67
SPI_ROM_GNT/AGPIO76
ESPI_RESET_L/KBRST_L/AGPIO129
ESPI_ALERT_L/LDRQ0_L/EGPIO108
SPI_CLK/ESPI_CLK
SPI_DI/ESPI_DATA
SPI_WP_L/ESPI_DAT2
SPI_HOLD_L/ESPI_DAT3
SPI_CS1_L/EGPIO118
SPI_CS2_L/ESPI_CS_L/AGPIO30
SPI_CS3_L/AGPIO31
SPI_TPM_CS_L/AGPIO29
UART0_RXD/EGPIO136
UART0_TXD/EGPIO138
UART0_RTS_L/UART2_RXD/EGPIO137
UART0_CTS_L/UART2_TXD/EGPIO135
UART0_INTR/AGPIO139
EGPIO141/UART1_RXD
EGPIO143/UART1_TXD
EGPIO142/UART1_RTS_L/UART3_RXD
EGPIO140/UART1_CTS_L/UART3_TXD
AGPIO144/UART1_INTR
USBC0_A2/USB_0_TXP0/DP3_TXP2
USBC0_A3/USB_0_TXN0/DP3_TXN2
USBC0_B11/USB_0_RXP0/DP3_TXP3
USBC0_B10/USB_0_RXN0/DP3_TXN3
USBC0_B2/DP3_TXP1
USBC0_B3/DP3_TXN1
USBC0_A11/DP3_TXP0
USBC0_A10/DP3_TXN0
USB_0_TXP1
Port 1
USB_0_TXN1
USB_0_RXP1
USB_0_RXN1
USB_0_TXP2
Port 2
USB_0_TXN2
USB_0_RXP2
USB_0_RXN2
USBC1_A2/USB_0_TXP3/DP2_TXP2
USBC1_A3/USB_0_TXN3/DP2_TXN2
USBC1_B11/USB_0_RXP3/DP2_TXP3
USBC1_B10/USB_0_RXN3/DP2_TXN3
USBC1_B2/DP2_TXP1
USBC1_B3/DP2_TXN1
USBC1_A11/DP2_TXP0
USBC1_A10/DP2_TXN0
USB_1_TXP0
Port 4
USB_1_TXN0
USB_1_RXP0
USB_1_RXN0
SPI_DO
BD13
BB14
BB12
BC11
BB15
BC15
BA15
BC13
BB13
BC12
BA12
BD11
BA11
BA13
BC8
BB8
BB11
BC6
BB7
BA9
BB10
BA10
BC10
BC9
BA8
BA6
BD8
BA16
BB18
BC17
BA18
BD18
BC18
BA17
BC16
BB19
BB16
AD2
AD4
AC2
AC4
AF4
AF2
AE3
AE1
AG3
AG1
AJ9
AJ8
AG4
AG2
AG7
AG6
AA2
AA4
Y1
Y3
AC1
AC3
AB2
AB4
AH4
AH2
AK7
AK6
LPCPD#
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
LPC_CLK0
LPC_CLK1
SERIRQ
LPC_FRAME#
LPC_RST_A#
EC_SCI#
KBRST#
ESPI_ALERT_L
APU_SPI_CLK
APU_SPI_MISO
APU_SPI_MOSI
APU_SPI_WP#
APU_SPI_HOLD#
APU_SPI_CS#1
APU_SPI_TPMCS#
UART_0_ARXD_DTXD
UART_0_ATXD_DRXD
PE_GPIO1
NVVDD1_PG
GPU_EVENT#
PE_GPIO0
USB3_ATX_DRX_P1
USB3_ATX_DRX_N1
USB3_ARX_DTX_P1
USB3_ARX_DTX_N1
USB3_ATX_DRX_P2
USB3_ATX_DRX_N2
USB3_ARX_DTX_P2
USB3_ARX_DTX_N2
USB3_ATX_DRX_P3
USB3_ATX_DRX_N3
USB3_ARX_DTX_P3
USB3_ARX_DTX_N3
1 2
RC6182 0_04 02_5%GC6@
T103TP@
1 2
RC101 10_0402_5%
1 2
RC102 10_0402_5%
1 2
RC103 10_0402_5%
1 2
RC104 10_0402_5%
1 2
RC449 22_0402_5%
SERIRQ 58
LPC_FRAME# 58
EC_SCI# 58
KBRST# 58
1 2
RC74 10_040 2_5%EMC@
UART_0_ARXD_DTXD 52
UART_0_ATXD_DRXD 52
PE_GPIO1 27
NVVDD1_PG 91
GPU_EVENT# 27
PE_GPIO0 27
USB3_ATX_DRX_P1 71
USB3_ATX_DRX_N1 71
USB3_ARX_DTX_P1 71
USB3_ARX_DTX_N1 71
USB3_ATX_DRX_P2 72
USB3_ATX_DRX_N2 72
USB3_ARX_DTX_P2 72
USB3_ARX_DTX_N2 72
USB3_ATX_DRX_P3 42
USB3_ATX_DRX_N3 42
USB3_ARX_DTX_P3 42
USB3_ARX_DTX_N3 42
T115 TP@
USB20_P038
USB20_N038
USB20_P171
USB20_N171
USB20_P272
USB20_N272
USB20_P343
USB20_N343
USB20_P473
USB20_N473
USB20_P552
USB20_N552
CLKREQ_PCIE#0
CLKREQ_PCIE#2
CLKREQ_PCIE#3
CLKREQ_PEG#4
CLK_PCIE_P0
CLK_PCIE_N0
CLK_PCIE_P2
CLK_PCIE_N2
CLK_PCIE_P3
CLK_PCIE_N3
CLK_PEG_P4
CLK_PEG_N4
48M_X1
48M_X2
RTCCLK
32K_X1
32K_X2
CLKREQ_PCIE#068
CLKREQ_PCIE#252
CLKREQ_PCIE#351
CLKREQ_PEG#427
CLK_PCIE_P068
CLK_PCIE_N068
CLK_PCIE_P252
CLK_PCIE_N252
CLK_PCIE_P351
CLK_PCIE_N351
CLK_PEG_P427
CLK_PEG_N427
USB20_P0
USB20_N0
USB20_P1
USB20_N1
USB20_P2
USB20_N2
USB20_P3
USB20_N3
USB20_P4
USB20_N4
USB20_P5
USB20_N5
APU_USBC_SCL
APU_USBC_SDA
AV18
CLK_REQ0_L/SATA_IS0_L/SATA_ZP0_L/AGPIO92
AN19
CLK_REQ1_L/AGPIO115
AP19
CLK_REQ2_L/AGPIO116
AT19
CLK_REQ3_L/SATA_IS1_L/SATA_ZP1_L/EGPIO131
AU19
CLK_REQ4_L/OSCIN/EGPIO132
AW18
CLK_REQ5_L/EGPIO120
AW19
CLK_REQ6_L/EGPIO121
AK1
GPP_CLK0P
AK3
GPP_CLK0N
AM2
GPP_CLK1P
AM4
GPP_CLK1N
AM1
GPP_CLK2P
AM3
GPP_CLK2N
AL2
GPP_CLK3P
AL4
GPP_CLK3N
AN2
GPP_CLK4P
AN4
GPP_CLK4N
AN3
GPP_CLK5P
AP2
GPP_CLK5N
AJ2
GPP_CLK6P
AJ4
GPP_CLK6N
AJ3
48M_OSC
BB3
X48M_X1
BA5
X48M_X2
AF8
RSVD_76
AF9
RSVD_77
AW14
RTCCLK
AY1
X32K_X1
AY4
X32K_X2
@
AE7
AE6
AG10
AG9
AF12
AF11
AE10
AE9
AJ12
AJ11
AD9
AD8
AM6
AM7
AK10
AK9
AL9
AL8
AW7
AT12
@
D
GC6_FB_EN3V3GC6_FB_EN
LPC_AD0_R 58
LPC_AD1_R 58
LPC_AD2_R 58
LPC_AD3_R 58
LPC_CLK0_EC 58
APU_SPI_CLK_R 9
GC6_FB_EN3V3 2 7
8MB SPI ROM
Type-A MB CHG
Type-A MB
Type-C MB
LPC_RST_A#
APU_SPI_CS#1
APU_SPI_MISO
APU_SPI_WP#
APU_SPI_CS#1
APU_SPI_WP#
APU_SPI_HOLD#
EC_SCI#
ESPI_ALERT_L
PE_GPIO1
LPC_CLK1
APU_SPI_CLK_R
APU_SPI_MISO
APU_SPI_TPMCS#
1
2
3
4
RC602
33_0402_5%
1 2
1
CC615
150P_0402_50V8J
2
12
RC6154 10K _0402_5%
12
RC6181 10K _0402_5%
12
RC6166 10K _0402_5%@
12
RC6183 10K _0402_5%@
12
RC6180 10K _0402_5%@
1 2
RC1706 10K _0402_5%@
APU_SPI_WP#
APU_SPI_HOLD#
APU_SPI_CS#1
UC7
CS#
DO(IO1)
WP#(IO2)
GND
GD25LB64CSIGR_SOIC_8P
SA00008K400
JC1
1
CS#
3
WP#
7
HOLD#
4
GND
ACES_91960-0084N_MX25L3206EM2I
CONN@
1 2
RC640 10K_0402_5 %
1 2
RC642 10K_0402_5 %
1 2
RC639 10K_0402_5 %
1 2
RC646 10K_0402_5 %@
+1.8VALW +SPI_VCC
8
VCC
7
HOLD#(IO3)
6
CLK
5
DI(IO0)
@EMC@
1 2
1 2
@EMC@
RC680
CC636
10_0402_5%
10P_0402_50V8J
8
VCC
6
SCLK
5
SI/SIO0
2
SO/SIO1
E
LPC_RST# 58
RC1672
0_0603_5%
1 2
RS@
+SPI_VCC
APU_SPI_HOLD#
APU_SPI_CLK_R
APU_SPI_MOSI
+SPI_VCC
APU_SPI_CLK_R
APU_SPI_MOSI
APU_SPI_MISO
+3VALW
+3VS
+SPI_VCC
@
2
CC635
0.1U_0201_10V6K
1
A
B
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
D
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
FP5_(5/7)_CLK/USB/SPI/LPC
FP5_(5/7)_CLK/USB/SPI/LPC
FP5_(5/7)_CLK/USB/SPI/LPC
Size
Size
Size
Document Number Re v
Document Number Re v
Document Number Re v
Custom
Custom
Custom
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
Date : Sheet of
Date : Sheet of
Date : Sheet of
FH50Q M/B LA-J621P
E
10 100Monday, November 25, 2019
10 100Monday, November 25, 2019
10 100Monday, November 25, 2019
1.0
1.0
1.0
A
www.teknisi-indonesia.com
www.teknisi-indonesia.com
B
C
D
E
Main Func = CPU
UC1F
Vo=1.5 V
UC8
SA000066U00
Vout
GND
680P_0402_ 50V7K
Vin
TDC: 53A
EDC: 70A
+RTCVCC
1
CC120
+APU_CORE
SCL/MBDG:
16*22uF (BU)
1*180pF (BU)
1
2
+APU_CORE Cap place at Power Side
+RTCBATT
+RTCBATT
DC1
1
CHN202UPT _SC70-3
3
2
RC6161
1K_0402_5%
1 2
+CHGRTC
JRTC1
1
1
2
2
3
GND
4
GND
ACES_50271-00 20N-001
CONN@
SP02000RO00
TDC: 10A
+APU_CORE_SOC
SCL/MBDG:
7*22uF (BU)
1*1uF (BU)
1 1
+APU_CORE_SOC Cap
place at Power Side
+1.2V +1.2V
CC1057 22U_0603_6.3V6M
CC1058 22U_0603_6.3V6M
CC1008 22U_0603_6.3V6M
CC1059 22U_0603_6.3V6M
1
1
1
1
2
2
2
2
2 2
CC1063 22U_0603_6.3V6M
CC1163 22U_0603_6.3V6M
CC1062 22U_0603_6.3V6M
CC1061 22U_0603_6.3V6M
CC1060 22U_0603_6.3V6M
1
1
1
1
1
2
2
2
2
2
All BU(on bottom side under SOC)
SCL/MBDG:
1 *22uF (BO)
+1.8VS +3VS +3VS_APU
RC1677
0_0402_5%
1 2
RS@
+VDDIO_AUDIO
CC1207 22U_0603_6.3V6M
1
2
1*1uF (BU)
CC1192 1U_0201_6.3V6M
1
2
1*180pF (BU)
SCL/MBDG:
9*22uF (BU)
2*1uF (BU)
4*0.22uF
1*180pF (BU)
CC1093 180P_0402_50V8J
CC1164 1U_0201_6.3V6M
CC1165 1U_0201_6.3V6M
1
1
1
2
2
2
CC1078 0.22U_0402_16V7K
CC1079 0.22U_0402_16V7K
CC1081 0.22U_0402_16V7K
CC1082 0.22U_0402_16V7K
1
1
1
1
2
2
2
2
2*180pF
CC1167 180P_0402_50V8J
CC1166 180P_0402_50V8J
1
1
2
2
ACROSS VDDIO AND VSS SPLIT
SCL/MBDG:
1 *22uF (BO)
RC1676
0_0402_5%
1 2
RS@
CC1137 22U_0603_6.3V6M
1
2
2*1uF (BO+BU)
CC1209 1U_0201_6.3V6M
CC1208 1U_0201_6.3V6M
1
1
2
2
+3VS_APU
+1.8VALW
BO B U BUBO B O
3 3
+1.8VS +1.8VALW +3VALW
CC1189 22U_0603_6.3V6M
1
2
BO
CC1191 1U_0201_6.3V6M
CC1190 1U_0201_6.3V6M
1
2
BO B U
1
2
SCL/MBDG:
1 *22uF (BO)
2*1uF (BO+BU)
CC1186 22U_0603_6.3V6M
1
2
BO BUBO
SCL/MBDG:
1 *22uF (BO)
2*1uF (BO+BU)
CC1187 1U_0201_6.3V6M
CC1188 1U_0201_6.3V6M
1
1
2
2
CC1183 22U_0603_6.3V6M
1
2
SCL/MBDG:
1 *22uF (BO)
2*1uF (BO+BU)
CC1184 1U_0201_6.3V6M
CC1185 1U_0201_6.3V6M
1
1
2
2
BO BUBO
+0.9VALW
EDC: 13A
TDC: 6A
+1.2V
TDC :0.2A
+VDDIO_AUDIO
TDC :0.25A
TDC :2A
+1.8VS
TDC :0.5A
TDC :0.25A
+3VALW
TDC :1A
TDC :4A
+0.9VS
TDC :4.5uA
+RTC_APU_R
RTC OF APU
AA20
AA23
AA26
AA28
AA32
AC20
AC22
AC25
AC28
AD23
AD26
AD28
AD32
AE20
AE22
AE25
AE28
AF23
AF26
AF28
AF32
AG20
AG22
AG25
AG28
AJ20
AJ23
AJ26
AJ28
AJ32
AK28
AL28
AL32
AP12
AL18
AM17
AL20
AM19
AL19
AM18
AL17
AM16
AL14
AL15
AM14
AL13
AM12
AM13
AN12
AN13
AT11
M15
M18
M19
N16
N18
N20
P17
P19
R18
R20
T19
U18
U20
V19
W18
W20
Y19
T32
V28
W28
W32
Y22
Y25
Y28
VDDCR_SOC_1
VDDCR_SOC_2
VDDCR_SOC_3
VDDCR_SOC_4
VDDCR_SOC_5
VDDCR_SOC_6
VDDCR_SOC_7
VDDCR_SOC_8
VDDCR_SOC_9
VDDCR_SOC_10
VDDCR_SOC_11
VDDCR_SOC_12
VDDCR_SOC_13
VDDCR_SOC_14
VDDCR_SOC_15
VDDCR_SOC_16
VDDCR_SOC_17
VDDIO_MEM_S3_1
VDDIO_MEM_S3_2
VDDIO_MEM_S3_3
VDDIO_MEM_S3_4
VDDIO_MEM_S3_5
VDDIO_MEM_S3_6
VDDIO_MEM_S3_7
VDDIO_MEM_S3_8
VDDIO_MEM_S3_9
VDDIO_MEM_S3_10
VDDIO_MEM_S3_11
VDDIO_MEM_S3_12
VDDIO_MEM_S3_13
VDDIO_MEM_S3_14
VDDIO_MEM_S3_15
VDDIO_MEM_S3_16
VDDIO_MEM_S3_17
VDDIO_MEM_S3_18
VDDIO_MEM_S3_19
VDDIO_MEM_S3_20
VDDIO_MEM_S3_21
VDDIO_MEM_S3_22
VDDIO_MEM_S3_23
VDDIO_MEM_S3_24
VDDIO_MEM_S3_25
VDDIO_MEM_S3_26
VDDIO_MEM_S3_27
VDDIO_MEM_S3_28
VDDIO_MEM_S3_29
VDDIO_MEM_S3_30
VDDIO_MEM_S3_31
VDDIO_MEM_S3_32
VDDIO_MEM_S3_33
VDDIO_MEM_S3_34
VDDIO_MEM_S3_35
VDDIO_MEM_S3_36
VDDIO_MEM_S3_37
VDDIO_MEM_S3_38
VDDIO_MEM_S3_39
VDDIO_MEM_S3_40
VDDIO_AUDIO
VDD_33_1
VDD_33_2
VDD_18_1
VDD_18_2
VDD_18_S5_1
VDD_18_S5_2
VDD_33_S5_1
VDD_33_S5_2
VDDP_S5_1
VDDP_S5_2
VDDP_S5_3
VDDP_1
VDDP_2
VDDP_3
VDDP_4
VDDP_5
VDDBT_RTC_G
@
+RTC_APU_R
SCL/MBDG:
CC1178 180P_0402_50V8J
1
2
2 *22uF (BO)
8*1uF (BOx4+BUx4)
1*180pF (BU)
CC1179 22U_0603_6.3V6M
CC1180 1U_0201_6.3V6M
1
1
2
2
+0.9VS +0.9VALW
CC1168 22U_0603_6.3V6M
CC1170 1U_0201_6.3V6M
CC1171 1U_0201_6.3V6M
CC1169 22U_0603_6.3V6M
1
1
1
1
4 4
2
2
2
2
CC1173 1U_0201_6.3V6M
CC1172 1U_0201_6.3V6M
CC1176 1U_0201_6.3V6M
CC1177 1U_0201_6.3V6M
CC1174 1U_0201_6.3V6M
CC1175 1U_0201_6.3V6M
1
1
1
1
1
1
2
2
2
2
2
2
CC1181 1U_0201_6.3V6M
1
2
CC1182 1U_0201_6.3V6M
1
2
SCL/MBDG:
1 *22uF (BO)
3*1uF (BOx1+BUx2)
close to UC1
CC166
0.22U_0402 _16V7K
W=20 mil s
1
1U_0201_6 .3V6M
2
CC923
1
2
0_0603_5%
CLRP1
POWER
FP5 REV 0.90
PART 6 OF 13
RC6164
1K_0402_5%
1 2
12
@
0.1U_0201_ 10V6K
FP5_BGA_1140P
+RTC_APU
CC119
G7
VDDCR_1
G10
VDDCR_2
G12
VDDCR_3
G14
VDDCR_4
H8
VDDCR_5
H11
VDDCR_6
H15
VDDCR_7
K7
VDDCR_8
K12
VDDCR_9
K14
VDDCR_10
L8
VDDCR_11
M7
VDDCR_12
M10
VDDCR_13
N14
VDDCR_14
P7
VDDCR_15
P10
VDDCR_16
P13
VDDCR_17
P15
VDDCR_18
R8
VDDCR_19
R14
VDDCR_20
R16
VDDCR_21
T7
VDDCR_22
T10
VDDCR_23
T13
VDDCR_24
T15
VDDCR_25
T17
VDDCR_26
U14
VDDCR_27
U16
VDDCR_28
V13
VDDCR_29
V15
VDDCR_30
V17
VDDCR_31
W7
VDDCR_32
W10
VDDCR_33
W14
VDDCR_34
W16
VDDCR_35
Y8
VDDCR_36
Y13
VDDCR_37
Y15
VDDCR_38
Y17
VDDCR_39
AA7
VDDCR_40
AA10
VDDCR_41
AA14
VDDCR_42
AA16
VDDCR_43
AA18
VDDCR_44
AB13
VDDCR_45
AB15
VDDCR_46
AB17
VDDCR_47
AB19
VDDCR_48
AC14
VDDCR_49
AC16
VDDCR_50
AC18
VDDCR_51
AD7
VDDCR_52
AD10
VDDCR_53
AD13
VDDCR_54
AD15
VDDCR_55
AD17
VDDCR_56
AD19
VDDCR_57
AE8
VDDCR_58
AE14
VDDCR_59
AE16
VDDCR_60
AE18
VDDCR_61
AF7
VDDCR_62
AF10
VDDCR_63
AF13
VDDCR_64
AF15
VDDCR_65
AF17
VDDCR_66
AF19
VDDCR_67
AG14
VDDCR_68
AG16
VDDCR_69
AG18
VDDCR_70
AH13
VDDCR_71
AH15
VDDCR_72
AH17
VDDCR_73
AH19
VDDCR_74
AJ7
VDDCR_75
AJ10
VDDCR_76
AJ14
VDDCR_77
AJ16
VDDCR_78
AJ18
VDDCR_79
AK13
VDDCR_80
AK15
VDDCR_81
AK17
VDDCR_82
AK19
VDDCR_83
AP2138N-1.5TR G1_SOT23-3
3
2
1
2
BOx 4
A
BUx 4 BO BU
BUBO
BO
B
Need OPEN
for Clear CMOS
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
D
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
Date : Sheet of
Compal Electronics, Inc.
(6/7)_PWR
(6/7)_PWR
(6/7)_PWR
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
11 100Monday, November 25, 2019
11 100Monday, November 25, 2019
11 100Monday, November 25, 2019
1.0
1.0
1.0
5
www.teknisi-indonesia.com
Main Func = CPU
N12
VSS_316
A3
VSS_1
A5
VSS_2
A7
VSS_3
A10
VSS_4
A12
VSS_5
A14
VSS_6
A16
VSS_7
A19
C32
D16
D18
D20
G16
G19
G21
G23
G26
G28
G32
H13
H18
H20
H22
H25
H28
A21
A23
A26
A30
E10
E11
E12
E13
E14
E15
E16
E18
E19
E20
E21
E22
E23
E25
E26
E27
F28
K16
K19
K21
K22
K26
K28
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
C3
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
E7
VSS_18
E8
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
F5
VSS_36
VSS_37
G1
VSS_38
G5
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
H5
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
K1
VSS_54
K5
VSS_55
VSS_56
VSS_57
VSS_58
VSS_59
VSS_60
VSS_61
@
D D
C C
B B
UC1G
GND
FP5 REV 0.90
PART 7 OF 13
FP5_BGA _1140P
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
K32
L5
L13
L15
L18
L20
L25
L28
M1
M5
M12
M21
M23
M26
M28
M32
N4
N5
N8
N11
N13
N15
N17
N19
N22
N25
N28
P1
P5
P14
P16
P18
P20
P23
P26
P28
P32
R5
R11
R12
R13
R15
R17
R19
R22
R25
R28
R30
T1
T5
T14
T16
T18
T20
T23
T26
T28
U13
U15
U17
U19
V5
UC1M
A18
CAM0_CSI2_CLOCKP
C18
CAM0_CSI2_CLOCKN
A15
CAM0_CSI2_DATAP0
C15
CAM0_CSI2_DATAN0
B16
CAM0_CSI2_DATAP1
C16
CAM0_CSI2_DATAN1
C19
CAM0_CSI2_DATAP2
B18
CAM0_CSI2_DATAN2
B17
CAM0_CSI2_DATAP3
D17
CAM0_CSI2_DATAN3
D12
CAM1_CSI2_CLOCKP
B12
CAM1_CSI2_CLOCKN
C13
CAM1_CSI2_DATAP0
A13
A A
B11
C12
J13
CAM1_CSI2_DATAN0
CAM1_CSI2_DATAP1
CAM1_CSI2_DATAN1
RSVD_6
@
5
CAMERAS
FP5 REV 0.90
PART 13 OF 13
FP5_BGA _1140P
CAM0_CLK
CAM0_I2C_SCL
CAM0_I2C_SDA
CAM0_SHUTDOWN
CAM1_CLK
CAM1_I2C_SCL
CAM1_I2C_SDA
CAM1_SHUTDOWN
CAM_PRIV_LED
CAM_IR_ILLU
B15
D15
C14
B13
B10
A11
C11
D11
D13
D10
4
V8
V11
V12
V14
V16
V18
V20
V22
V25
W1
W5
W13
W15
W17
W19
W23
W26
Y5
Y11
Y12
Y14
Y16
Y18
Y20
AA1
AA5
AA13
AA15
AA17
AA19
AB14
AB16
AB18
AB20
AC5
AC8
AC11
AC12
AC13
AC15
AC17
AC19
AD1
AD5
AD14
AD16
AD18
AD20
AE5
AE11
AE12
AE13
AE15
AE17
AE19
AF1
AF5
AF14
AF16
AF18
AF20
AG5
@
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
3
UC1H
GND
FP5 REV 0.90
PART 8 OF 13
FP5_BGA _1140P
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199
VSS_200
VSS_201
VSS_202
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
VSS_208
VSS_209
VSS_210
VSS_211
VSS_212
VSS_213
VSS_214
VSS_215
VSS_216
VSS_217
VSS_218
VSS_219
VSS_220
VSS_221
VSS_222
VSS_223
VSS_224
VSS_225
VSS_226
VSS_227
VSS_228
VSS_229
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
AG8
AG11
AG12
AG13
AG15
AG17
AG19
AH14
AH16
AH18
AH20
AJ1
AJ5
AJ13
AJ15
AJ17
AJ19
AK5
AK8
AK11
AK12
AK14
AK16
AK18
AK20
AK22
AK25
AL1
AL5
AL7
AL10
AL12
AL16
AL23
AL26
AM5
AM8
AM15
AM20
AM22
AM25
AM28
AN1
AN5
AN7
AN10
AN15
AN18
AN21
AN23
AN26
AN28
AN32
AP5
AP8
AP13
AP15
AP18
AP20
AP25
AP28
AR1
AR5
AR7
AR12
AR14
AR16
AR19
AR21
AR26
AR28
AR32
AU5
AU8
AU11
AU13
AU15
AU18
AU20
AU22
AU25
AU28
AV1
AV5
AV7
AV10
AV12
AV14
AV16
AV19
AV21
AV23
AV26
AV28
AV32
AW5
AW28
AY6
AY7
AY8
AY10
AY11
AY12
AY13
AY14
AY15
AY16
AY18
AY19
AY20
AY21
AY22
AY23
AY25
AY26
AY27
BB1
BB20
BB32
BD3
BD7
BD10
BD12
BD14
2
1
UC1K
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252
VSS_253
VSS_254
VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272
VSS_273
VSS_274
VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
@
GND/RSVD
FP5 REV 0.90
PART 11 OF 13
FP5_BGA _1140P
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
RSVD_1
RSVD_5
RSVD_7
RSVD_8
RSVD_9
RSVD_10
RSVD_11
RSVD_12
RSVD_13
RSVD_22
RSVD_23
RSVD_30
RSVD_31
RSVD_37
RSVD_44
RSVD_49
RSVD_50
RSVD_57
RSVD_58
RSVD_59
RSVD_60
RSVD_69
RSVD_70
RSVD_71
RSVD_74
RSVD_75
RSVD_78
RSVD_79
RSVD_80
RSVD_81
RSVD_82
RSVD_83
RSVD_87
RSVD_88
RSVD_14
RSVD_84
RSVD_85
RSVD_86
BD16
BD19
BD21
BD23
BD26
BD30
B20
G3
J20
K3
K6
K20
M3
M6
M13
P6
P22
T3
T6
T29
W6
W21
W22
Y21
Y27
AA3
AA6
AC29
AD3
AD6
AF3
AF6
AF30
AJ6
AJ24
AK23
AK27
AL3
AN29
AN31
M14
AL6
AL11
AN16
UC1L
T11
RSVD_32
AC7
RSVD_66
Y9
RSVD_55
Y10
RSVD_56
W11
RSVD_47
W12
RSVD_48
V9
RSVD_38
V10
RSVD_39
AA12
RSVD_64
AC10
RSVD_68
@
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4
RSVD
FP5 REV 0.90
PART 12 OF 13
FP5_BGA _1140P
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
AA9
RSVD_62
AA8
RSVD_61
AC6
RSVD_65
AD11
RSVD_72
AC9
RSVD_67
AA11
RSVD_63
T12
RSVD_33
AD12
RSVD_73
Y6
RSVD_53
Y7
RSVD_54
W8
RSVD_45
W9
RSVD_46
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
FP5_(7/7)_GND/RSVD/CSI
FP5_(7/7)_GND/RSVD/CSI
FP5_(7/7)_GND/RSVD/CSI
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
12 100Monday, November 25, 2019
12 100Monday, November 25, 2019
12 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
13 100Monday, November 25, 2019
13 100Monday, November 25, 2019
13 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
14 100Monday, November 25, 2019
14 100Monday, November 25, 2019
14 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
15 100Monday, November 25, 2019
15 100Monday, November 25, 2019
15 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
16 100Monday, November 25, 2019
16 100Monday, November 25, 2019
16 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
17 100Monday, November 25, 2019
17 100Monday, November 25, 2019
17 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
18 100Monday, November 25, 2019
18 100Monday, November 25, 2019
18 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
19 100Monday, November 25, 2019
19 100Monday, November 25, 2019
19 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
20 100Monday, November 25, 2019
20 100Monday, November 25, 2019
20 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
21 100Monday, November 25, 2019
21 100Monday, November 25, 2019
21 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
22 100Monday, November 25, 2019
22 100Monday, November 25, 2019
22 100Monday, November 25, 2019
A
www.teknisi-indonesia.com
B
C
D
E
Reverse Type-4H
2-3A to 1 DIMMs/channel
DDR_A_CLK07
DDR_A_CLK0#7
DDR_A_CLK17
Address : A0
1 1
+3VS
12
12
RD5
0_0402_5%
@
12
RD8
0_0402_5%
RS@
Layout Note:
Place near JDIMM1
2 2
+1.2V
1U_0201_6.3V6M
1
2
+1.2V
10U_0402_6.3V6M
1
2
3 3
+1.2V
0.1U_0201_10V6K
2
1
Layout Note:
Place near JDIMM1.257,259
4 4
10U_0402_6.3V6M
1
2
12
RD6
0_0402_5%
RD7
0_0402_5%
@
@
DDR_A_SA2
DDR_A_SA1
12
RS@
CD2
1
2
CD10
1
2
CD61
2
1
CD23
DDR_A_SA0
12
RD9
0_0402_5%
RD10
0_0402_5%
RS@
Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket
CRB use 0.1uF x12 (6 pop,6 unpop),180pF x1,100uF x2
1U_0201_6.3V6M
1U_0201_6.3V6M
1U_0201_6.3V6M
10U_0402_6.3V6M
0.1U_0201_10V6K
1
2
1U_0201_6.3V6M
CD4
CD3
1
1
2
2
10U_0402_6.3V6M
10U_0402_6.3V6M
CD11
CD12
1
1
2
2
0.1U_0201_10V6K
0.1U_0201_10V6K
CD62
CD63
2
2
1
1
CRB use 0.1uF x2,180pF x1
+2.5V
1U_0201_6.3V6M
10U_0402_6.3V6M
CD24
CD25
1
2
A
1U_0201_6.3V6M
CD6
CD5
CD13
CD64
CD7
1
1
2
2
10U_0402_6.3V6M
10U_0402_6.3V6M
CD15
CD14
1
1
2
2
180P_0402_50V8J
2
1
CD1
@EMC@
.1U_0402_1 6V7K
12
DDR4 support Even Parity check in DRAMs.
Follow MA51
1
+3VS
1
2
@
+
CD18
330U_D2_2 V_Y
2
SGA00009S00
330U 2V H1.9
9mohm POLY
CRB use 1uF x1
1U_0201_6.3V6M
CD26
10U_0402_6.3V6M
CD98
1
2
CD65
Layout Note:
Place near JDIMM1.255
DDR_A_RST#
B
DDR_A_CLK1#7
DDR_A_CKE07
DDR_A_CKE17
DDR_A_CS0#7
DDR_A_CS1#7
DDR_A_ODT07
DDR_A_ODT17
DDR_A_BG07
DDR_A_BG17
DDR_A_BA07
DDR_A_BA17
DDR_A_MA[13..0]7
DDR_A_MA14_W E#7
DDR_A_MA15_CAS#7
DDR_A_MA16_RAS#7
DDR_A_ACT#7
DDR_A_PAR7
DDR_A_ALERT#7
DDR_A_EVENT#7
DDR_A_RST#7
SMB_0_SDA9,2 4
SMB_0_SCL9,24
DDR_A_DM[7..0]7
DDR_A_CLK0
DDR_A_CLK0#
DDR_A_CLK1
DDR_A_CLK1#
DDR_A_CKE0
DDR_A_CKE1
DDR_A_CS0#
DDR_A_CS1#
DDR_A_ODT0
DDR_A_ODT1
DDR_A_BG0
DDR_A_BG1
DDR_A_BA0
DDR_A_BA1
DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11
DDR_A_MA12
DDR_A_MA13
DDR_A_MA14_W E#
DDR_A_MA15_CAS#
DDR_A_MA16_RAS#
DDR_A_ACT#
DDR_A_PAR
DDR_A_ALERT#
DDR_A_EVENT#
DDR_A_RST#
SMB_0_SDA
SMB_0_SCL
DDR_A_SA2
DDR_A_SA1
DDR_A_SA0
DDR_A_DM0
DDR_A_DM1
DDR_A_DM2
DDR_A_DM3
DDR_A_DM4
DDR_A_DM5
DDR_A_DM6
DDR_A_DM7
JDIMM1A
REVERSE
137
CK0(T)
139
CK0#(C)
138
CK1(T)
140
CK1#(C)
109
CKE0
110
CKE1
149
S0#
157
S1#
162
S2#/C0
165
S3#/C1
155
ODT0
161
ODT1
115
BG0
113
BG1
150
BA0
145
BA1
144
A0
133
A1
132
A2
131
A3
128
A4
126
A5
127
A6
122
A7
125
A8
121
A9
146
A10_AP
120
A11
119
A12
158
A13
151
A14_WE#
156
A15_CAS#
152
A16_RAS#
114
ACT#
143
PARITY
116
ALERT#
134
EVENT#
108
RESET#
254
SDA
253
SCL
166
SA2
260
SA1
256
SA0
92
CB0_NC
91
CB1_NC
101
CB2_NC
105
CB3_NC
88
CB4_NC
87
CB5_NC
100
CB6_NC
104
CB7_NC
97
DQS8(T)
95
DQS8#(C)
12
DM0#/DBI0#
33
DM1#/DBI1#
54
DM2#/DBI2#
75
DM3#/DBI3#
178
DM4#/DBI4#
199
DM5#/DBI5#
220
DM6#/DBI6#
241
DM7#/DBI7#
96
DM8#/DBI8#
LOTES_ADDR02 06-P001A
CONN@
SP07001EGA0
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQS0(T)
DQS0#(C)
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQS1(T)
DQS1#(C)
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQS2(T)
DQS2#(C)
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQS3(T)
DQS3#(C)
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQS4(T)
DQS4#(C)
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQS5(T)
DQS5#(C)
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQS6(T)
DQS6#(C)
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
DQS7(T)
DQS7#(C)
Security Classification
Security Classification
Security Classification
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
7
20
21
4
3
16
17
13
11
28
29
41
42
24
25
38
37
34
32
50
49
62
63
46
45
58
59
55
53
70
71
83
84
66
67
79
80
76
74
174
173
187
186
170
169
183
182
179
177
195
194
207
208
191
190
203
204
200
198
216
215
228
229
211
212
224
225
221
219
237
236
249
250
232
233
245
246
242
240
Issued Date
Issued Date
Issued Date
DDR_A_DQ1
DDR_A_DQ2
DDR_A_DQ3
DDR_A_DQ4
DDR_A_DQ5
DDR_A_DQ6
DDR_A_DQ7
DDR_A_DQS0
DDR_A_DQS0#
DDR_A_DQ8
DDR_A_DQ9
DDR_A_DQ10
DDR_A_DQ11
DDR_A_DQ12
DDR_A_DQ13
DDR_A_DQ14
DDR_A_DQ15
DDR_A_DQS1
DDR_A_DQS1#
DDR_A_DQ16
DDR_A_DQ17
DDR_A_DQ18
DDR_A_DQ19
DDR_A_DQ20
DDR_A_DQ21
DDR_A_DQ22
DDR_A_DQ23
DDR_A_DQS2
DDR_A_DQS2#
DDR_A_DQ24
DDR_A_DQ25
DDR_A_DQ26
DDR_A_DQ27
DDR_A_DQ28
DDR_A_DQ29
DDR_A_DQ30
DDR_A_DQ31
DDR_A_DQS3
DDR_A_DQS3#
DDR_A_DQ32
DDR_A_DQ33
DDR_A_DQ34
DDR_A_DQ35
DDR_A_DQ36
DDR_A_DQ37
DDR_A_DQ38
DDR_A_DQ39
DDR_A_DQS4
DDR_A_DQS4#
DDR_A_DQ40
DDR_A_DQ41
DDR_A_DQ42
DDR_A_DQ43
DDR_A_DQ44
DDR_A_DQ45
DDR_A_DQ46
DDR_A_DQ47
DDR_A_DQS5
DDR_A_DQS5#
DDR_A_DQ48
DDR_A_DQ49
DDR_A_DQ50
DDR_A_DQ51
DDR_A_DQ52
DDR_A_DQ53
DDR_A_DQ54
DDR_A_DQ55
DDR_A_DQS6
DDR_A_DQS6#
DDR_A_DQ56
DDR_A_DQ57
DDR_A_DQ58
DDR_A_DQ59
DDR_A_DQ60
DDR_A_DQ61
DDR_A_DQ62
DDR_A_DQ63
DDR_A_DQS7
DDR_A_DQS7#
DDR_A_DQ0
8
DDR_A_DQ[7..0] 7
Follow CRB design
RD3
1K_0402_1%
RD4
1K_0402_1%
+1.2V
1 2
15mil
CD22 0.1U_0201_10V6K
CD20 4.7U_0402_6.3V6M
1
2
1 2
DDR_A_DQS0 7
DDR_A_DQS0# 7
DDR_A_DQ[15..8] 7
DDR_A_DQS1 7
DDR_A_DQS1# 7
DDR_A_DQ[23..16 ] 7
DDR_A_DQS2 7
DDR_A_DQS2# 7
DDR_A_DQ[31..24 ] 7
Place near to SO-DIMM connector.
DDR_A_DQS3 7
DDR_A_DQS3# 7
DDR_A_DQ[39..32 ] 7
DDR_A_DQS4 7
DDR_A_DQS4# 7
DDR_A_DQ[47..40 ] 7
DDR_A_DQS5 7
DDR_A_DQS5# 7
DDR_A_DQ[55..48 ] 7
DDR_A_DQS6 7
DDR_A_DQS6# 7
DDR_A_DQ[63..56 ] 7
DDR_A_DQS7 7
DDR_A_DQS7# 7
Compal Secret Data
Compal Secret Data
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
D
+1.2V +1.2V
JDIMM1B
REVERSE
111
VDD1
112
VDD2
117
VDD3
118
VDD4
123
VDD5
124
VDD6
129
VDD7
130
+VREFA_CA
2
1
+3VS
CD21 0.1U_0201_10V6K
CD19 1000P_0402_50V7K
2
1
1
2
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
Date : Sheet of
VDD8
135
VDD9
136
VDD10
255
VDDSPD
164
VREFCA
1
VSS
2
VSS
5
VSS
6
VSS
9
VSS
10
VSS
14
VSS
15
VSS
18
VSS
19
VSS
22
VSS
23
VSS
26
VSS
27
VSS
30
VSS
31
VSS
35
VSS
36
VSS
39
VSS
40
VSS
43
VSS
44
VSS
47
VSS
48
VSS
51
VSS
52
VSS
56
VSS
57
VSS
60
VSS
61
VSS
64
VSS
65
VSS
68
VSS
69
VSS
72
VSS
73
VSS
77
VSS
78
VSS
81
VSS
82
VSS
85
VSS
86
VSS
89
VSS
90
VSS
93
VSS
94
VSS
98
VSS
262
GND
LOTES_ADDR02 06-P001A
CONN@
SP07001EGA0
Layout Note:
Place near JDIMM1.258
CRB use 4.7uF x1,0.1uF x1
10U_0402_6.3V6M
CD27
1
1
2
2
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
DDR4_DIMMA
DDR4_DIMMA
DDR4_DIMMA
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
141
VDD11
142
VDD12
147
VDD13
148
VDD14
153
VDD15
154
VDD16
159
VDD17
160
VDD18
VDD19
VTT
VPP1
VPP2
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
GND
+0.6VS
1U_0201_6.3V6M
10U_0402_6.3V6M
CD28
1
2
E
+0.6VS
163
258
257
259
99
102
103
106
107
167
168
171
172
175
176
180
181
184
185
188
189
192
193
196
197
201
202
205
206
209
210
213
214
217
218
222
223
226
227
230
231
234
235
238
239
243
244
247
248
251
252
261
CD29
1
2
1U_0201_6.3V6M
CD30
23 100Monday, November 25, 2019
23 100Monday, November 25, 2019
23 100Monday, November 25, 2019
+2.5V
CD31 1U_0201_6.3V6M
1
2
CRB use 1uF x1
1.0
1.0
1.0
A
www.teknisi-indonesia.com
B
C
D
E
Stand Type-4H
2-3A to 1 DIMMs/channel
DDR_B_CLK 07
DDR_B_CLK 0#7
DDR_B_CLK 17
Address : A2
1 1
+3VS
RD244
10K_0402_5%
12
12
12
12
Layout Note:
Place near JDIMM2
2 2
+1.2V
+1.2V
3 3
+1.2V
RD248
0_0402_5%
RD247
0_0402_5%
@
@
DDR_B_SA2
DDR_B_SA1
DDR_B_SA0
12
12
RD252
0_0402_5%
RS@
1U_0201_6.3V6M
CD86
1
2
10U_0402_6.3V6M
CD82
1
2
0.1U_0201_10V6K
CD91
2
1
RD249
0_0402_5%
RD246
0_0402_5%
RS@
@
Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket
CRB use 0.1uF x12 (6 pop,6 unpop),180pF x1,100uF x2
1U_0201_6.3V6M
1U_0201_6.3V6M
1U_0201_6.3V6M
CD67
1
2
10U_0402_6.3V6M
CD90
1
2
0.1U_0201_10V6K
CD94
2
1
CD93
CD78
1
1
2
1
2
2
1
1
2
2
10U_0402_6.3V6M
10U_0402_6.3V6M
CD77
CD96
1
1
2
2
0.1U_0201_10V6K
0.1U_0201_10V6K
CD97
CD66
2
1
CD73
@EMC@
.1U_0402_1 6V7K
1U_0201_6.3V6M
1U_0201_6.3V6M
CD71
CD81
1
2
10U_0402_6.3V6M
10U_0402_6.3V6M
10U_0402_6.3V6M
CD88
CD68
CD99
1
1
2
2
180P_0402_50V8J
CD85
2
1
DDR_B_RST #
12
DDR_B_CLK 1#7
DDR_B_CKE07
DDR_B_CKE17
DDR_B_CS0 #7
DDR_B_CS1 #7
DDR_B_ODT 07
DDR_B_ODT 17
DDR_B_BG07
DDR_B_BG17
DDR_B_BA07
DDR_B_BA17
DDR_B_MA[13..0]7
DDR_B_MA14_ WE#7
DDR_B_MA15_ CAS#7
DDR_B_MA16_ RAS#7
DDR_B_ACT#7
DDR_B_PAR7
DDR_B_ALERT #7
DDR_B_EVENT #7
DDR_B_RST #7
SMB_0_SDA9,2 3
SMB_0_SCL9,23
DDR_B_DM[7 ..0]7
DDR_B_CLK 0
DDR_B_CLK 0#
DDR_B_CLK 1
DDR_B_CLK 1#
DDR_B_CKE0
DDR_B_CKE1
DDR_B_CS0 #
DDR_B_CS1 #
DDR_B_ODT 0
DDR_B_ODT 1
DDR_B_BG0
DDR_B_BG1
DDR_B_BA0
DDR_B_BA1
DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10
DDR_B_MA11
DDR_B_MA12
DDR_B_MA13
DDR_B_MA14_ WE#
DDR_B_MA15_ CAS#
DDR_B_MA16_ RAS#
DDR_B_ACT#
DDR_B_PAR
DDR_B_ALERT #
DDR_B_EVENT #
DDR_B_RST #
SMB_0_SDA
SMB_0_SCL
DDR_B_SA2
DDR_B_SA1
DDR_B_SA0
DDR_B_DM0
DDR_B_DM1
DDR_B_DM2
DDR_B_DM3
DDR_B_DM4
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7
JDIMM2A
137
CK0(T)
139
CK0#(C)
138
CK1(T)
140
CK1#(C)
109
CKE0
110
CKE1
149
S0#
157
S1#
162
S2#/C0
165
S3#/C1
155
ODT0
161
ODT1
115
BG0
113
BG1
150
BA0
145
BA1
144
A0
133
A1
132
A2
131
A3
128
A4
126
A5
127
A6
122
A7
125
A8
121
A9
146
A10_AP
120
A11
119
A12
158
A13
151
A14_WE#
156
A15_CAS#
152
A16_RAS#
114
ACT#
143
PARITY
116
ALERT#
134
EVENT#
108
RESET#
254
SDA
253
SCL
166
SA2
260
SA1
256
SA0
92
CB0_NC
91
CB1_NC
101
CB2_NC
105
CB3_NC
88
CB4_NC
87
CB5_NC
100
CB6_NC
104
CB7_NC
97
DQS8(T)
95
DQS8#(C)
12
DM0#/DBI0#
33
DM1#/DBI1#
54
DM2#/DBI2#
75
DM3#/DBI3#
178
DM4#/DBI4#
199
DM5#/DBI5#
220
DM6#/DBI6#
241
DM7#/DBI7#
96
DM8#/DBI8#
261
GND1
262
GND2
LOTES_ADDR02 05-P001A
CONN@
STD
DQS0(T)
DQS0#(C)
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQS1(T)
DQS1#(C)
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQS2(T)
DQS2#(C)
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQS3(T)
DQS3#(C)
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQS4(T)
DQS4#(C)
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQS5(T)
DQS5#(C)
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQS6(T)
DQS6#(C)
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
DQS7(T)
DQS7#(C)
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DDR_B_DQ1
7
DDR_B_DQ2
20
DDR_B_DQ3
21
DDR_B_DQ4
4
DDR_B_DQ5
3
DDR_B_DQ6
16
DDR_B_DQ7
17
DDR_B_DQS0
13
DDR_B_DQS0 #
11
DDR_B_DQ8
28
DDR_B_DQ9
29
DDR_B_DQ10
41
DDR_B_DQ11
42
DDR_B_DQ12
24
DDR_B_DQ13
25
DDR_B_DQ14
38
DDR_B_DQ15
37
DDR_B_DQS1
34
DDR_B_DQS1 #
32
DDR_B_DQ16
50
DDR_B_DQ17
49
DDR_B_DQ18
62
DDR_B_DQ19
63
DDR_B_DQ20
46
DDR_B_DQ21
45
DDR_B_DQ22
58
DDR_B_DQ23
59
DDR_B_DQS2
55
DDR_B_DQS2 #
53
DDR_B_DQ24
70
DDR_B_DQ25
71
DDR_B_DQ26
83
DDR_B_DQ27
84
DDR_B_DQ28
66
DDR_B_DQ29
67
DDR_B_DQ30
79
DDR_B_DQ31
80
DDR_B_DQS3
76
DDR_B_DQS3 #
74
DDR_B_DQ32
174
DDR_B_DQ33
173
DDR_B_DQ34
187
DDR_B_DQ35
186
DDR_B_DQ36
170
DDR_B_DQ37
169
DDR_B_DQ38
183
DDR_B_DQ39
182
DDR_B_DQS4
179
DDR_B_DQS4 #
177
DDR_B_DQ40
195
DDR_B_DQ41
194
DDR_B_DQ42
207
DDR_B_DQ43
208
DDR_B_DQ44
191
DDR_B_DQ45
190
DDR_B_DQ46
203
DDR_B_DQ47
204
DDR_B_DQS5
200
DDR_B_DQS5 #
198
DDR_B_DQ48
216
DDR_B_DQ49
215
DDR_B_DQ50
228
DDR_B_DQ51
229
DDR_B_DQ52
211
DDR_B_DQ53
212
DDR_B_DQ54
224
DDR_B_DQ55
225
DDR_B_DQS6
221
DDR_B_DQS6 #
219
DDR_B_DQ56
237
DDR_B_DQ57
236
DDR_B_DQ58
249
DDR_B_DQ59
250
DDR_B_DQ60
232
DDR_B_DQ61
233
DDR_B_DQ62
245
DDR_B_DQ63
246
DDR_B_DQS7
242
DDR_B_DQS7 #
240
DDR_B_DQ0
8
DDR_B_DQ[7..0] 7
DDR_B_DQS0 7
DDR_B_DQS0 # 7
DDR_B_DQ[15 ..8] 7
DDR_B_DQS1 7
DDR_B_DQS1 # 7
DDR_B_DQ[23 ..16] 7
DDR_B_DQS2 7
DDR_B_DQS2 # 7
DDR_B_DQ[31 ..24] 7
DDR_B_DQS3 7
DDR_B_DQS3 # 7
DDR_B_DQ[39 ..32] 7
DDR_B_DQS4 7
DDR_B_DQS4 # 7
DDR_B_DQ[47 ..40] 7
DDR_B_DQS5 7
DDR_B_DQS5 # 7
DDR_B_DQ[55 ..48] 7
DDR_B_DQS6 7
DDR_B_DQS6 # 7
DDR_B_DQ[63 ..56] 7
DDR_B_DQS7 7
DDR_B_DQS7 # 7
Follow CRB design
+1.2V
RD243
1K_0402_1%
RD251
1K_0402_1%
1 2
CD84 4.7U_0402_6.3V6M
1 2
15mil
CD76 0.1U_0201_10V6K
1
2
+VREFB_CA
CD87 1000P_0402_50V7K
CD80 0.1U_0201_10V6K
1
2
2
2
1
1
Place near to SO-DIMM connector.
+1.2V +1.2V
JDIMM2B
STD
111
VDD1
112
117
118
123
124
129
130
+3VS
135
136
255
164
1
2
5
6
9
10
14
15
18
19
22
23
26
27
30
31
35
36
39
40
43
44
47
48
51
52
56
57
60
61
64
65
68
69
72
73
77
78
81
82
85
86
89
90
93
94
98
262
Layout Note:
Place near JDIMM2.258
VDD11
VDD2
VDD12
VDD3
VDD13
VDD4
VDD14
VDD5
VDD15
VDD6
VDD16
VDD7
VDD17
VDD8
VDD18
VDD9
VDD19
VDD10
VDDSPD
VTT
VREFCA
VPP1
VPP2
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
GND
LOTES_ADDR02 05-P001A
CONN@
GND
141
142
147
148
153
154
159
160
+0.6VS
163
258
257
259
99
102
103
106
107
167
168
171
172
175
176
180
181
184
185
188
189
192
193
196
197
201
202
205
206
209
210
213
214
217
218
222
223
226
227
230
231
234
235
238
239
243
244
247
248
251
252
261
+2.5V
CD89 1U_0201_6.3V6M
1
2
CRB use 1uF x1
CRB use 4.7uF x1,0.1uF x1
Layout Note:
Place near JDIMM2.257,259
CRB use 0.1uF x2,180pF x1
4 4
10U_0402_6.3V6M
1
2
+2.5V
1U_0201_6.3V6M
10U_0402_6.3V6M
CD75
CD83
CD79
1
1
2
2
A
Layout Note:
Place near JDIMM2.255
CRB use 1uF x1
+3VS
1U_0201_6.3V6M
CD95
1
2
1
2
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
D
Date : Sheet of
+0.6VS
1U_0201_6.3V6M
10U_0402_6.3V6M
10U_0402_6.3V6M
CD74
CD70
1
2
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
DDR4_DIMMB
DDR4_DIMMB
DDR4_DIMMB
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1U_0201_6.3V6M
CD92
CD72
1
1
2
2
24 100Monday, November 25, 2019
24 100Monday, November 25, 2019
E
24 100Monday, November 25, 2019
1.0
1.0
1.0
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
25 100Monday, November 25, 2019
25 100Monday, November 25, 2019
25 100Monday, November 25, 2019
5
www.teknisi-indonesia.com
D D
C C
4
3
2
1
Reserve Page
B B
A A
Security Classification
Security Classification
5
4
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COM PETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
2019/07/ 24 2020/07/ 24
3
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Number Re v
Size Document Number Re v
Size Document Number Re v
Date : Sheet
Date : Sheet o f
2
Date : Sheet o f
Compal Electronics, Inc.
Reserve Page
Reserve Page
Reserve Page
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
1
1.0
1.0
1.0
o f
26 100Monday, November 25, 2019
26 100Monday, November 25, 2019
26 100Monday, November 25, 2019
A
www.teknisi-indonesia.com
PEG_ATX_C_GRX_P06
PEG_ATX_C_GRX_N06
PEG_ATX_C_GRX_P16
PEG_ATX_C_GRX_N16
PEG_ATX_C_GRX_P26
PEG_ATX_C_GRX_N26
PEG_ATX_C_GRX_P36
PEG_ATX_C_GRX_N36
PEG_ATX_C_GRX_P46
PEG_ATX_C_GRX_N46
PEG_ATX_C_GRX_P56
PEG_ATX_C_GRX_N56
1 1
PEG_ATX_C_GRX_P66
PEG_ATX_C_GRX_N66
PEG_ATX_C_GRX_P76
PEG_ATX_C_GRX_N76
PEG_ARX_C_GTX_P06
PEG_ARX_C_GTX_N06
PEG_ARX_C_GTX_P16
PEG_ARX_C_GTX_N16
PEG_ARX_C_GTX_P26
PEG_ARX_C_GTX_N26
PEG_ARX_C_GTX_P36
PEG_ARX_C_GTX_N36
PEG_ARX_C_GTX_P46
PEG_ARX_C_GTX_N46
PEG_ARX_C_GTX_P56
PEG_ARX_C_GTX_N56
PEG_ARX_C_GTX_P66
PEG_ARX_C_GTX_N66
PEG_ARX_C_GTX_P76
PEG_ARX_C_GTX_N76
2 2
CLK_PEG_P410
CLK_PEG_N410
+1.8VSDGPU_AON
3 3
PE_GPIO010
PEG_ATX_C_GRX_P0
PEG_ATX_C_GRX_N0
PEG_ATX_C_GRX_P1
PEG_ATX_C_GRX_N1
PEG_ATX_C_GRX_P2
PEG_ATX_C_GRX_N2
PEG_ATX_C_GRX_P3
PEG_ATX_C_GRX_N3
PEG_ATX_C_GRX_P4
PEG_ATX_C_GRX_N4
PEG_ATX_C_GRX_P5
PEG_ATX_C_GRX_N5
PEG_ATX_C_GRX_P6
PEG_ATX_C_GRX_N6
PEG_ATX_C_GRX_P7
PEG_ATX_C_GRX_N7
PEG_ARX_C_GTX_P0
PEG_ARX_C_GTX_N0
PEG_ARX_C_GTX_P1
PEG_ARX_C_GTX_N1
PEG_ARX_C_GTX_P2
PEG_ARX_C_GTX_N2
PEG_ARX_C_GTX_P3
PEG_ARX_C_GTX_N3
PEG_ARX_C_GTX_P4
PEG_ARX_C_GTX_N4
PEG_ARX_C_GTX_P5
PEG_ARX_C_GTX_N5
PEG_ARX_C_GTX_P6
PEG_ARX_C_GTX_N6
PEG_ARX_C_GTX_P7
PEG_ARX_C_GTX_N7
VGA_CLKREQ#_R
1 2
RV7 10K _0201_5%DIS@
1 2
APU_PCIE_RST#9,51 ,52,68
1 2
RV402 0_0 402_5%DIS@
No support S0ix
CLK_PEG_P4
CLK_PEG_N4
PLTRST_VGA#_1V8
RV10
DIS@
2.49K_0402_1%
NV need to reserve
PEX_TREMP
AN12
AM12
AN14
AM14
AP14
AP15
AN15
AM15
AN17
AM17
AP17
AP18
AN18
AM18
AN20
AM20
AP20
AP21
AN21
AM21
AN23
AM23
AP23
AP24
AN24
AM24
AN26
AM26
AP26
AP27
AN27
AM27
AK14
AJ14
AH14
AG14
AK15
AJ15
AL16
AK16
AK17
AJ17
AH17
AG17
AK18
AJ18
AL19
AK19
AK20
AJ20
AH20
AG20
AK21
AJ21
AL22
AK22
AK23
AJ23
AH23
AG23
AK24
AJ24
AL25
AK25
AJ11
AL13
AK13
AK12
AJ26
AK26
AJ12
AP29
APU_PCIE_RST#
DGPU_HOLD_RST#PE_GPIO0
12
RV409
10K_0201_5%@
UV1A
PEX_RX0
PEX_RX0_N
PEX_RX1
PEX_RX1_N
PEX_RX2
PEX_RX2_N
PEX_RX3
PEX_RX3_N
PEX_RX4
PEX_RX4_N
PEX_RX5
PEX_RX5_N
PEX_RX6
PEX_RX6_N
PEX_RX7
PEX_RX7_N
PEX_RX8
PEX_RX8_N
PEX_RX9
PEX_RX9_N
PEX_RX10
PEX_RX10_N
PEX_RX11
PEX_RX11_N
PEX_RX12
PEX_RX12_N
PEX_RX13
PEX_RX13_N
PEX_RX14
PEX_RX14_N
PEX_RX15
PEX_RX15_N
PEX_TX0
PEX_TX0_N
PEX_TX1
PEX_TX1_N
PEX_TX2
PEX_TX2_N
PEX_TX3
PEX_TX3_N
PEX_TX4
PEX_TX4_N
PEX_TX5
PEX_TX5_N
PEX_TX6
PEX_TX6_N
PEX_TX7
PEX_TX7_N
PEX_TX8
PEX_TX8_N
PEX_TX9
PEX_TX9_N
PEX_TX10
PEX_TX10_N
PEX_TX11
PEX_TX11_N
PEX_TX12
PEX_TX12_N
PEX_TX13
PEX_TX13_N
PEX_TX14
PEX_TX14_N
PEX_TX15
PEX_TX15_N
PEX_WAKE#
PEX_REFCLK
PEX_REFCLK_N
PEX_CLKREQ_N
NC
NC
PEX_RST_N
PEX_TERMP
N18P-G0_FCBGA960~D
@
1
2
Part 1 of 7
OVR-M
Thermal Sensor
PCI EXPRESS
+1.8VSDGPU_AON
UV2
NL17SZ08EDFT2G_SC70-5
5
DIS@
IN B
VCC
OUT Y
IN A
GND
3
GPIO
RESI2C
GPCPLL_AVDD
XSN_PLLVDD
SP_PLLVDD
VID_PLLVDD
CLK
XTAL_OUTBUFF
EXT_REFCLK_FL
4
ADC_IN_N
I2CC_SDA
XTAL_OUT
GC6 2.0 function
+3VS
12
RV113
QV8A
GC6@
G
5
GC6@
10K_0201_5%
GC6_FB_EN3V3
34
D
S
PJT138KA 2N SOT363-6
A
RV111
GC6@
100K_0201_5%
2
QV8B
GC6@
12
61
D
G
S
4 4
GC6_FB_EN1V8
PJT138KA 2N SOT363-6
1VSDGPU_PG95
GC6_FB_EN3V3 10
GC6_FB_EN3V3
2
3
1 2
RV401 0_0402_5%NGC6@
DV3
1
GC6@
BAV70W_SOT323-3
B
P6
GC6_FB_EN1V8
GPIO0
M3
GPIO1
L6
GPIO2
P5
1.8VSDGPU_MAIN_EN
GPIO3
P7
FRM_LCK#
GPIO4
L7
GPIO5
M7
GPIO6
N8
GPIO7
L3
VGA_ALERT#
GPIO8
M2
GPIO9
L1
GPIO10
M5
ACIN_BUF
GPIO11
N3
GPIO12
M4
GPIO13
N4
GPIO14
P2
SYS_PEX_RST_MON#
GPIO15
R8
GPIO16
M6
GPIO17
R1
GPIO18
P3
GPIO19
P4
GPIO20
P1
GPIO21
P8
GPU_PEX_RST_HOLD#
GPIO22
T8
GPIO23
L2
GPIO24
R4
GPIO25
R5
GPIO26
U3
GPIO27
AN9
ADC_IN
AM9
TS_AVDD
AG10
TS_AVDD
AK9
RES
AL10
RES
AL9
RES
AP8
RES
AP9
TS_VREF
R7
I2CB_SCL
R6
I2CB_SDA
R2
I2CC_SCL
R3
T4
I2CS_SCL
T3
I2CS_SDA
H26
AD8
AE8
AD7
H3
XTAL_IN
H2
J4
H1
1 2
RV16 100K_0201_5%DIS@
1 2
CV200 0.1U_0 201_10V6K
DIS@
RV86 2K_0402_5%DIS@
RV85 2K_0402_5%DIS@
VGA_I2CC_SCL
VGA_I2CC_SDA
VGA_I2CS_SCL
VGA_I2CS_SDA
XTALIN
XTALOUT
XTAL_OUTBUFF
XTAL_SSIN
+1.8VSDGPU_AON
12
RV100
10K_0201_5%
PLTRST_VGA#_1V8
12
RV12
100K_0201_5%
DIS@
B
RV385 0_0402_5%N18P@
CV377 1U_0201_6.3V6M
unused pin PH 2K to 1V8AON
1 2
1 2
Near
H26
@
1.35VSDGPU_EN 37,94
NVVDD_VID 91
NVVDD_PSI 91
VRAM_VDD_CTL 94
VRAM_VREF_CTL 32,33
1 2
1 2
N18P@
1U_0201_6.3V6M
CV195
1
1
DIS@
2
2
Near
AD7
1 2
RV9 10K _0201_5%DIS@
1 2
RV11 10K_0201_5%DIS@
12
DV2
DIS@
RB751S40T1G_SOD523-2
GPIO22_OC_WARN# 36
FBVDDQ_PSI 94
GPIO26_FP_FUSE 37
ADC_IN_P 36
ADC_IN_N 36
+1.8VSDGPU_AON
+1.8VSDGPU_AON
+GPU_PLLVDD
1U_0201_6.3V6M
1U_0201_6.3V6M
CV6
CV5
1
1
DIS@
DIS@
2
2
Near
Near
AD8
AE8
VGA_OVERT#2 9
GC6@
12
DV8
RB751S40T1G_SOD523-2
DGPU_AC_DETECT 58,84
SM01000JX00
3000ma 33ohm@100mhz DCR 0.04
22U_0603_6.3V6M
4.7U_0402_6.3V6M
1U_0201_6.3V6M
CV3
1
CV42
DIS@
DIS@
2
VGA_OVERT#
GPU_EVENT#GPU_EVENT#_1
1 2
LV1
TAI-TECH HCB1608KF-330T30
1
SM01000JX00
CV4
DIS@
2
Near
GPU
+1.8VSDGPU_MAIN
2
QV1B
PJT138KA 2N SOT363-6
DIS@
DIS@
G
12
RV131
100K_0201_5%
DIS@
61
D
S
C
GPU_EVENT# 10
+1.8VSDGPU_MAIN
34
D
G
5
S
C
1VSDGPU_PG
1.35VSDGPU_PG94
1.8VSDGPU_MAIN_EN
PU at EC side
GPU_OVERT#
QV1A
PJT138KA 2N SOT363-6
DIS@
+1.8VSDGPU_MAIN
QV13A
N18P@
PJT138KA 2N SOT363-6
VGA_I2CC_SCL
QV13B
PJT138KA 2N SOT363-6
VGA_I2CC_SDA
NL17SZ08EDFT2G_SC70-5
10K or 100K?
QV7B
PJT138KA 2N SOT363-6
GPU_OVERT# 58
D
VGA_OVERT#
VGA_ALERT#
FRM_LCK#
ACIN_BUF
GPU_EVENT#_1
1.8VSDGPU_MAIN_EN
NVVDD_PSI
SYS_PEX_RST_MON#
GPU_PEX_RST_HOLD#
FBVDDQ_PSI
GPIO22_OC_WARN#
VGA_I2CS_SDA
VGA_I2CS_SCL
VGA_I2CC_SDA
VGA_I2CC_SCL
NVVDD_PSI
VRAM_VREF_CTL
GC6_FB_EN1V8
GPU_PEX_RST_HOLD#
+1.8VSDGPU_MAIN
QV2A
5
34
SGD
N18P@
2
G
61
S
D
+1.8VSDGPU_AON
UV11
DIS@
5
1
IN B
VCC
OUT Y
2
IN A
GND
3
+3VS
12
RV106
100K_0201_5%
DIS@
5
61
D
G
2
QV7A
S
DIS@
DIS@
GPU_OVERT#
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
VGA_I2CC_SCL_PWR 91
VGA_I2CC_SDA_PWR 91
XTALOUT
+1.8VSDGPU_AON
RV83
@
10K_0201_5%
1 2
ALL_GPWRGD
4
1
DIS@
CV226
0.1U_0201_10V6K
2
12
DIS@
RV108
10K_0201_5%
34
D
G
DGPU_PWR_EN37
S
DGPU_PWR_EN
1 2
RV403
DIS@
PJT138KA 2N SOT363-6
1 2
RV408
@
1 2
DV7
RB751S40T1G_SOD523-2
DIS@
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
34
QV5A
D
G
5
PJT138KA 2N SOT363-6
S
DIS@
VGA_CLKREQ#_R
1.8VSDGPU_MAIN_EN3V3 37
+3VS
5
1
IN B
2
IN A
3
PE_GPIO1
0_0402_5%
AGPIO5
0_0402_5%
Compal Secret Data
Compal Secret Data
Compal Secret Data
D
PU at PCH side
UV10
DIS@
NL17SZ08EDFT2G_SC70-5
VCC
4
OUT Y
GND
Deciphered Date
Deciphered Date
Deciphered Date
CLKREQ_PEG#4 1 0
PE_GPIO1 10
AGPIO5 9
PJT138KA 2N SOT363-6
VGA_I2CS_SCL
VGA_I2CS_SDA
RV80
DIS@
470_0402_1%
XTALOUT_R
12
CV1
DIS@
18P_0402_50V8J
G
2
DIS@
DIS@
QV2B
PJT138KA 2N SOT363-6
1
2
61
D
QV5B
S
PJT138KA 2N SOT363-6
@
DV4
RB751S40T1G_SOD523-2
RV105
12K_0402_1%
DIS@
DIS@
1 2
DV5
RB751S40T1G_SOD523-2
1 2
RV103
28.7K_0402_1%
DIS@
12
RV327 10K_0201_5%DIS@
12
RV328 10K_0201_5%DIS@
12
RV329 10K_0201_5%DIS@
12
RV330 10K_0201_5%DIS@
12
RV331 10K_0201_5%DIS@
12
RV1 10K_0201_5 %DIS@
12
RV4 10K_0201_5 %DIS@
12
RV332 10K_0201_5%N17P@
12
RV82 10K _0201_5%N17P@
12
RV335 10K_0201_5%N18P@
12
RV386 10K_0201_5%N18P@
1 2
RV2 1.8K_0402_ 1%DIS@
1 2
RV3 1.8K_0402_ 1%DIS@
1 2
RV5 2K_0402_5%DIS@
1 2
RV6 2K_0402_5%DIS@
12
RV398 10K_0201_5%@
12
RV333 100K_0201_5%DIS@
12
RV334 10K_0201_5%DIS@
12
RV396 100K_0201_5%N18P@
5
34
SGD
DIS@
2
G
61
S
D
27MHZ_10PF_XRCGB27M000F2P18R0
XV1
1
1
DIS@
3
3
NC
NC
2
4
Crystals must have a max ESR of 80 ohm
12
12
2
CV197
DIS@
0.22U_0402_16V7K
1
2
CV196
DIS@
0.22U_0402_16V7K
1
Title
Title
Title
Size
Size
Size
Document Number Re v
Document Number Re v
Document Number Re v
Custom
Custom
Custom
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
Date : Sheet of
Date : Sheet of
Date : Sheet of
E
+1.8VSDGPU_AON
EC_SMB_CK2 8,40,58,66
EC_SMB_DA2 8,40,58,66
XTALIN
1
CV2
DIS@
18P_0402_50V8J
2
GPUCORE_EN 37
NVVDD1_EN 37,91
1VSDGPU_EN 95
Compal Electronics, Inc.
Compal Electronics, Inc.
Compal Electronics, Inc.
N17P PEG 1/7
N17P PEG 1/7
N17P PEG 1/7
E
27 100Monday, November 25, 2019
27 100Monday, November 25, 2019
27 100Monday, November 25, 2019
1.0
1.0
1.0
A
www.teknisi-indonesia.com
FBA_D[63..0]32
1 1
2 2
FBA_DBI[7..0]32
FBA_EDC[7..0]3 2
3 3
FBA_D0
FBA_D1
FBA_D2
FBA_D3
FBA_D4
FBA_D5
FBA_D6
FBA_D7
FBA_D8
FBA_D9
FBA_D10
FBA_D11
FBA_D12
FBA_D13
FBA_D14
FBA_D15
FBA_D16
FBA_D17
FBA_D18
FBA_D19
FBA_D20
FBA_D21
FBA_D22
FBA_D23
FBA_D24
FBA_D25
FBA_D26
FBA_D27
FBA_D28
FBA_D29
FBA_D30
FBA_D31
FBA_D32
FBA_D33
FBA_D34
FBA_D35
FBA_D36
FBA_D37
FBA_D38
FBA_D39
FBA_D40
FBA_D41
FBA_D42
FBA_D43
FBA_D44
FBA_D45
FBA_D46
FBA_D47
FBA_D48
FBA_D49
FBA_D50
FBA_D51
FBA_D52
FBA_D53
FBA_D54
FBA_D55
FBA_D56
FBA_D57
FBA_D58
FBA_D59
FBA_D60
FBA_D61
FBA_D62
FBA_D63
FBA_DBI0
FBA_DBI1
FBA_DBI2
FBA_DBI3
FBA_DBI4
FBA_DBI5
FBA_DBI6
FBA_DBI7
FBA_EDC0
FBA_EDC1
FBA_EDC2
FBA_EDC3
FBA_EDC4
FBA_EDC5
FBA_EDC6
FBA_EDC7
UV1B
L28
FBA_D0
M29
FBA_D1
L29
FBA_D2
M28
FBA_D3
N31
FBA_D4
P29
FBA_D5
R29
FBA_D6
P28
FBA_D7
J28
FBA_D8
H29
FBA_D9
J29
FBA_D10
H28
FBA_D11
G29
FBA_D12
E31
FBA_D13
E32
FBA_D14
F30
FBA_D15
C34
FBA_D16
D32
FBA_D17
B33
FBA_D18
C33
FBA_D19
F33
FBA_D20
F32
FBA_D21
H33
FBA_D22
H32
FBA_D23
P34
FBA_D24
P32
FBA_D25
P31
FBA_D26
P33
FBA_D27
L31
FBA_D28
L34
FBA_D29
L32
FBA_D30
L33
FBA_D31
AG28
FBA_D32
AF29
FBA_D33
AG29
FBA_D34
AF28
FBA_D35
AD30
FBA_D36
AD29
FBA_D37
AC29
FBA_D38
AD28
FBA_D39
AJ29
FBA_D40
AK29
FBA_D41
AJ30
FBA_D42
AK28
FBA_D43
AM29
FBA_D44
AM31
FBA_D45
AN29
FBA_D46
AM30
FBA_D47
AN31
FBA_D48
AN32
FBA_D49
AP30
FBA_D50
AP32
FBA_D51
AM33
FBA_D52
AL31
FBA_D53
AK33
FBA_D54
AK32
FBA_D55
AD34
FBA_D56
AD32
FBA_D57
AC30
FBA_D58
AD33
FBA_D59
AF31
FBA_D60
AG34
FBA_D61
AG32
FBA_D62
AG33
FBA_D63
P30
FBA_DQM0
F31
FBA_DQM1
F34
FBA_DQM2
M32
FBA_DQM3
AD31
FBA_DQM4
AL29
FBA_DQM5
AM32
FBA_DQM6
AF34
FBA_DQM7
M31
FBA_DQS_WP0
G31
FBA_DQS_WP1
E33
FBA_DQS_WP2
M33
FBA_DQS_WP3
AE31
FBA_DQS_WP4
AK30
FBA_DQS_WP5
AN33
FBA_DQS_WP6
AF33
FBA_DQS_WP7
M30
RES
H30
RES
E34
RES
M34
RES
AF30
RES
AK31
RES
AM34
RES
AF32
RES
N18P-G0_FCBGA96 0~D
@
Part 2 of 7
MEMORY INTERFACE
FBA_CMD0
FBA_CMD1
FBA_CMD2
FBA_CMD3
FBA_CMD4
FBA_CMD5
FBA_CMD6
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_CMD10
FBA_CMD11
FBA_CMD12
FBA_CMD13
FBA_CMD14
FBA_CMD15
FBA_CMD16
FBA_CMD17
FBA_CMD18
FBA_CMD19
FBA_CMD20
FBA_CMD21
FBA_CMD22
FBA_CMD23
FBA_CMD24
FBA_CMD25
FBA_CMD26
FBA_CMD27
FBA_CMD28
FBA_CMD29
FBA_CMD30
FBA_CMD31
FBA_CMD32
FBA_CMD33
FBA_CMD34
FBA_CMD35
FBA_CLK0
FBA_CLK0_N
FBA_CLK1
FBA_CLK1_N
FBA_WCK01
FBA_WCK01_N
FBA_WCK23
FBA_WCK23_N
FBA_WCK45
FBA_WCK45_N
FBA_WCK67
FBA_WCK67_N
A
FBA_WCKB01
FBA_WCKB01_N
FBA_WCKB23
FBA_WCKB23_N
FBA_WCKB45
FBA_WCKB45_N
FBA_WCKB67
FBA_WCKB67_N
FB_REFPLL_AVDD
FBA_PLL_AVDD
FB_VREF
U30
T31
U29
R34
R33
U32
U33
U28
V28
V29
V30
U34
U31
V34
V33
Y32
AA31
AA29
AA28
AC34
AC33
AA32
AA33
Y28
Y29
W31
Y30
AA34
Y31
Y34
Y33
V31
R28
AC28
R32
AC32
R30
R31
AB31
AC31
K31
L30
H34
J34
AG30
AG31
AJ34
AK34
J30
J31
J32
J33
AH31
AJ31
AJ32
AJ33
K27
U27
H31
B
FBA_CMD0
FBA_CMD1
FBA_CMD2
FBA_CMD3
FBA_CMD4
FBA_CMD5
FBA_CMD6
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_CMD10
FBA_CMD11
FBA_CMD12
FBA_CMD13
FBA_CMD14
FBA_CMD15
FBA_CMD16
FBA_CMD17
FBA_CMD18
FBA_CMD19
FBA_CMD20
FBA_CMD21
FBA_CMD22
FBA_CMD23
FBA_CMD24
FBA_CMD25
FBA_CMD26
FBA_CMD27
FBA_CMD28
FBA_CMD29
FBA_CMD30
FBA_CMD31
+FB_PLLAVDD
FB_VREF
FBA_CMD[31..0] 32 FBB_D[63..0]33
FBA_CLKA0 32
FBA_CLKA0# 32
FBA_CLKA1 32
FBA_CLKA1# 32
FBA_WCK01 32
FBA_WCK01# 32
FBA_WCK23 32
FBA_WCK23# 32
FBA_WCK45 32
FBA_WCK45# 32
FBA_WCK67 32
FBA_WCK67# 32
+1.8VSDGPU_MAIN
1 2
LV3
1
2
Near
U27
FBA_CMD14
FBA_CMD30
FBA_CMD13
FBA_CMD29
1U_0201_6.3V6M
1U_0201_6.3V6M
CV10
CV9
1
DIS@
DIS@
2
Near
K27
DIS@
RV87 10 K_0402_5%
DIS@
RV88 10 K_0402_5%
DIS@
RV89 10 K_0402_5%
DIS@
RV90 10 K_0402_5%
1
2
12
12
12
12
22U_0603_6.3V6M
CV11
1
DIS@
2
+1.35VSDGPU
4.7U_0402_6.3V6M
TAI-TECH HCB160 8KF-330T30
CV379
SM01000JX00
SM01000J X00
DIS@
3000ma 33ohm@100mhz DCR 0.04
DIS@
FB_VREF
C
UV1C
FBB_D0
G9
FBB_D1
E9
FBB_D2
G8
FBB_D3
F9
FBB_D4
F11
FBB_D5
G11
FBB_D6
F12
FBB_D7
G12
FBB_D8
G6
FBB_D9
F5
FBB_D10
E6
FBB_D11
F6
FBB_D12
F4
FBB_D13
G4
FBB_D14
E2
FBB_D15
F3
FBB_D16
C2
FBB_D17
D4
FBB_D18
D3
FBB_D19
C1
FBB_D20
B3
FBB_D21
C4
FBB_D22
B5
FBB_D23
C5
FBB_D24
A11
FBB_D25
C11
FBB_D26
D11
FBB_D27
B11
FBB_D28
D8
FBB_D29
A8
FBB_D30
C8
FBB_D31
B8
FBB_D32
F24
FBB_D33
G23
FBB_D34
E24
FBB_D35
G24
FBB_D36
D21
FBB_D37
E21
FBB_D38
G21
FBB_D39
F21
FBB_D40
G27
FBB_D41
D27
FBB_D42
G26
FBB_D43
E27
FBB_D44
E29
FBB_D45
F29
FBB_D46
E30
FBB_D47
D30
FBB_D48
A32
FBB_D49
C31
FBB_D50
C32
FBB_D51
B32
FBB_D52
D29
FBB_D53
A29
FBB_D54
C29
FBB_D55
B29
FBB_D56
B21
FBB_D57
C23
FBB_D58
A21
FBB_D59
C21
FBB_D60
B24
FBB_D61
C24
FBB_D62
B26
FBB_D63
FBB_DBI[7..0]33
FBB_EDC[7..0]33
CV378
3.9P_0402_50V8C
RV393
49.9_0402_1%
12
1
N18P@
N18P@
2
FBB_DBI0
FBB_DBI1
FBB_DBI2
FBB_DBI3
FBB_DBI4
FBB_DBI5
FBB_DBI6
FBB_DBI7
FBB_EDC0
FBB_EDC1
FBB_EDC2
FBB_EDC3
FBB_EDC4
FBB_EDC5
FBB_EDC6
FBB_EDC7
C26
E11
E3
A3
C9
F23
F27
C30
A24
D10
D5
C3
B9
E23
E28
B30
A23
D9
E4
B2
A9
D22
D28
A30
B23
CKE
signal
RST
signal
Part 3 of 7
FBB_D0
FBB_D1
FBB_D2
FBB_D3
FBB_D4
FBB_D5
FBB_D6
FBB_D7
FBB_D8
FBB_D9
FBB_D10
FBB_D11
FBB_D12
FBB_D13
FBB_D14
FBB_D15
FBB_D16
FBB_D17
FBB_D18
FBB_D19
FBB_D20
FBB_D21
FBB_D22
FBB_D23
FBB_D24
FBB_D25
FBB_D26
FBB_D27
FBB_D28
FBB_D29
FBB_D30
FBB_D31
FBB_D32
FBB_D33
FBB_D34
FBB_D35
FBB_D36
FBB_D37
FBB_D38
FBB_D39
FBB_D40
FBB_D41
FBB_D42
FBB_D43
FBB_D44
FBB_D45
FBB_D46
FBB_D47
FBB_D48
FBB_D49
FBB_D50
FBB_D51
FBB_D52
FBB_D53
FBB_D54
FBB_D55
FBB_D56
FBB_D57
FBB_D58
FBB_D59
FBB_D60
FBB_D61
FBB_D62
FBB_D63
FBB_DQM0
FBB_DQM1
FBB_DQM2
FBB_DQM3
FBB_DQM4
FBB_DQM5
FBB_DQM6
FBB_DQM7
FBB_DQS_WP0
FBB_DQS_WP1
FBB_DQS_WP2
FBB_DQS_WP3
FBB_DQS_WP4
FBB_DQS_WP5
FBB_DQS_WP6
FBB_DQS_WP7
RES
RES
RES
RES
RES
RES
RES
RES
N18P-G0_FCBGA96 0~D
@
FBB_CMD14
FBB_CMD30
FBB_CMD13
FBB_CMD29
D
FBB_CMD0
FBB_CMD1
FBB_CMD2
FBB_CMD3
FBB_CMD4
FBB_CMD5
FBB_CMD6
FBB_CMD7
FBB_CMD8
FBB_CMD9
FBB_CMD10
FBB_CMD11
FBB_CMD12
FBB_CMD13
FBB_CMD14
FBB_CMD15
FBB_CMD16
FBB_CMD17
FBB_CMD18
FBB_CMD19
FBB_CMD20
FBB_CMD21
FBB_CMD22
FBB_CMD23
FBB_CMD24
FBB_CMD25
FBB_CMD26
FBB_CMD27
FBB_CMD28
FBB_CMD29
FBB_CMD30
FBB_CMD31
FBB_CMD32
FBB_CMD33
FBB_CMD34
FBB_CMD35
FBB_CLK0
FBB_CLK0_N
MEMORY INTERFACE B
FBB_CLK1
FBB_CLK1_N
FBB_WCK01
FBB_WCK01_N
FBB_WCK23
FBB_WCK23_N
FBB_WCK45
FBB_WCK45_N
FBB_WCK67
FBB_WCK67_N
FBB_WCKB01
FBB_WCKB01_N
FBB_WCKB23
FBB_WCKB23_N
FBB_WCKB45
FBB_WCKB45_N
FBB_WCKB67
FBB_WCKB67_N
FBB_PLL_AVDD
12
DIS@
RV91 10 K_0402_5%
12
DIS@
RV92 10 K_0402_5%
12
DIS@
RV93 10 K_0402_5%
12
DIS@
RV94 10 K_0402_5%
D13
E14
F14
A12
B12
C14
B14
G15
F15
E15
D15
A14
D14
A15
B15
C17
D18
E18
F18
A20
B20
C18
B18
G18
G17
F17
D16
A18
D17
A17
B17
E17
G14
G20
C12
C20
D12
E12
E20
F20
F8
E8
A5
A6
D24
D25
B27
C27
D6
D7
C6
B6
F26
E26
A26
A27
H17
+1.35VSDGPU
FBB_CMD0
FBB_CMD1
FBB_CMD2
FBB_CMD3
FBB_CMD4
FBB_CMD5
FBB_CMD6
FBB_CMD7
FBB_CMD8
FBB_CMD9
FBB_CMD10
FBB_CMD11
FBB_CMD12
FBB_CMD13
FBB_CMD14
FBB_CMD15
FBB_CMD16
FBB_CMD17
FBB_CMD18
FBB_CMD19
FBB_CMD20
FBB_CMD21
FBB_CMD22
FBB_CMD23
FBB_CMD24
FBB_CMD25
FBB_CMD26
FBB_CMD27
FBB_CMD28
FBB_CMD29
FBB_CMD30
FBB_CMD31
Near
H17
1U_0201_6.3V6M
1
2
FBB_CMD[31..0] 33
FBB_CLKA0 33
FBB_CLKA0# 33
FBB_CLKA1 33
FBB_CLKA1# 33
FBB_WCK01 33
FBB_WCK01 # 3 3
FBB_WCK23 33
FBB_WCK23 # 3 3
FBB_WCK45 33
FBB_WCK45 # 3 3
FBB_WCK67 33
FBB_WCK67 # 3 3
+FB_PLLAVDD
4.7U_0402_6.3V6M
CV7
1
DIS@
2
E
GDDR5 Mode H Mapping
Addr ess
CMD0
CMD1
CMD2
CMD3
CMD4
CMD5
CMD6
CMD7
CMD8
CMD9
CMD10
CMD11
CMD12
CMD13
CMD14
CMD15
CMD16
CMD17
CMD18
CMD19
CMD20
CMD21
CMD22
CMD23
CMD24
CMD25
CMD26
CMD27
CMD28
CMD29
CMD30
CMD31
CV12
DIS@
DATA Bus
0..31 32..63
CS#
A3_BA 3
A2_BA 0
A4_BA 2
A5_BA 1
WE#
A7_A8
A6_A1 1
ABI#
A12_RF U
A0_A1 0
A1_A9
RAS#
RST#
CKE#
CAS#
CS#
A3_BA 3
A2_BA 0
A4_BA 2
A5_BA 1
WE#
A7_A8
A6_A1 1
ABI#
A12_RF U
A0_A1 0
A1_A9
RAS#
RST#
CKE#
CAS#
4 4
Security Classification
Security Classification
A
B
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
D
Date : Sheet of
Compal Electronics, Inc.
N17P VRAM 2/7
N17P VRAM 2/7
N17P VRAM 2/7
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
1.0
1.0
28 100Monday, November 25, 2019
28 100Monday, November 25, 2019
28 100Monday, November 25, 2019
1.0
A
www.teknisi-indonesia.com
1 1
2 2
UV1D
AM6
AN6
AP3
AN3
AN5
AM5
AL6
AK6
AJ6
AH6
AJ9
AH9
AP6
AP5
AM7
AL7
AN8
AM8
AK8
AL8
AK1
AJ1
AJ3
AJ2
AH3
AH4
AG5
AG4
AM1
AM2
AM3
AM4
AL3
AL4
AK4
AK5
AD2
AD3
AD1
AC1
AC2
AC3
AC4
AC5
AE3
AE4
AF4
AF5
AD4
AD5
AG1
AF1
AG3
AG2
AK3
AK2
AB3
AB4
AF3
AF2
IFPA_L3
IFPA_L3_N
IFPA_L2
IFPA_L2_N
IFPA_L1
IFPA_L1_N
IFPA_L0
IFPA_L0_N
IFPA_AUX_SCL
IFPA_AUX_SDA_N
IFPB_L3
IFPB_L3_N
IFPB_L2
IFPB_L2_N
IFPB_L1
IFPB_L1_N
IFPB_L0
IFPB_L0_N
IFPB_AUX_SCL
IFPB_AUX_SDA_N
IFPC_L0
IFPC_L0_N
IFPC_L1
IFPC_L1_N
IFPC_L2
IFPC_L2_N
IFPC_L3
IFPC_L3_N
IFPD_L0
IFPD_L0_N
IFPD_L1
IFPD_L1_N
IFPD_L2
IFPD_L2_N
IFPD_L3
IFPD_L3_N
IFPE_L0
IFPE_L0_N
IFPE_L1
IFPE_L1_N
IFPE_L2
IFPE_L2_N
IFPE_L3
IFPE_L3_N
NC
NC
NC
NC
NC
NC
NC
NC
IFPC_AUX_SCL
IFPC_AUX_SDA_N
IFPD_AUX_SCL
IFPD_AUX_SDA_N
IFPE_AUX_SCL
IFPE_AUX_SDA_N
NC
NC
Part 4 of 7
TMDS
NC
VDD_SENSE
GND_SENSE
TEST
NVJTAG_SEL
JTAG_TCK
JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TRST_N
SERIAL
ROM_CS_N
ROM_SCLK
GENERAL
BUFRST_N
THERMDP
THERMDN
ROM_SI
ROM_SO
OVERT
STRAP0
STRAP1
STRAP2
STRAP3
STRAP4
STRAP5
B
+1.8VSDGPU_MAIN
AC6
NC
AJ28
NC
AJ4
NC
AJ5
NC
AL11
NC
C15
NC
D19
NC
D20
NC
D23
NC
D26
NC
V32
NC
L4
L5
NVVDD1_VCC_SENSE 91
NVVDD1_VSS_SENSE 9 1
STRAP0
STRAP1
STRAP2
STRAP3
STRAP4
STRAP5
C
+1.8VSDGPU_AON
RV26
100K_0402_ 5%
X76@
1 2
RV34
100K_0402_ 5%
@
1 2
RV27
100K_0402_ 5%
@
1 2
RV35
100K_0402_ 5%
X76@
1 2
MULTI LEVEL
STRAPS
strap3s trap2strap 1strap0 strap5
RV28
100K_0201_ 5%
X76@
1 2
RV36
100K_0201_ 5%
@
1 2
RV29
100K_0201_ 5%
@
1 2
RV37
100K_0201_ 5%
DIS@
1 2
strap4
RV30
100K_0201_ 5%
@
1 2
RV38
100K_0201_ 5%
DIS@
1 2
D
RV78
100K_0402_ 5%
@
1 2
RV79
100K_0402_ 5%
DIS@
1 2
RV31
100K_0402_ 5%
N17P@
1 2
RV39
100K_0402_ 5%
N18P@
1 2
RV32
100K_0402_ 5%
N17P@
1 2
RV40
10K_0402_5 %
N18P@
1 2
RV33
100K_0201_ 5%
N17P@
1 2
ROM_SI
ROM_SO
ROM_SCLK
RV41
100K_0201_ 5%
N18P@
1 2
E
RV41
N17P@
100K_0201_5%
SD043100380
X76 BOM
RV336
10K_0402_5 %
ROM_CS_R#
ROM_SO_R
+1.8VSDGPU_AON
12
N18P@
UV49
1
CS#
2
DO(IO1)
3
WP#(IO2)
4
GND
W25Q80EW SSIG_SO8
N18P@
SA00009QP00
HOLD#(IO3)
DI(IO0)
VCC
CLK
+1.8VSDGPU_AON
8
7
ROM_SCLK_R
6
ROM_SI_R
5
1
CV355
N18P@
0.1U_0201_ 10V6K
2
N18P@
RV339
33_0402_5 %
1 2
1 2
RV340
33_0402_5 %
N18P@
ROM_SCLK
ROM_SI
AK11
AM10
AM11
AP12
AP11
AN11
H6
H4
H5
H7
TESTMODE
JTAG_TCK_VGA
JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_RST
ROM_CS#
ROM_SCLK
ROM_SI
ROM_SO
1 2
RV42 10K_04 02_5%DIS@
TV5@
TV6@
TV7@
TV8@
1 2
RV43 10K_04 02_5%DIS@
ROM_CS#
ROM_SO
N18P@
RV337
33_0402_5 %
1 2
1 2
RV338
0_0402_5%
@
DGPU VBIOS ROM 8Mb
GPU_BUFRST#
E1
M1
J2
STRAP0
J7
STRAP1
J6
STRAP2
J5
STRAP3
J3
STRAP4
J1
STRAP5
K3
K4
TV9@
VGA_OVERT# 27
3 3
4 4
A
N18P-G0_FCBGA96 0~D
@
*
*
*
*
SMB_ATL_ADDR
LOW
High
DEVID_SEL
LOW
High
VGA_DEVICE
LOW
High
PCIE_CFG
LOW
High
Orig. Device ID
Support G-Sync GPUID
Single GPU
Dual GPU
3D Device
VGA Device
Normal signal swing
Reduce the signal amplitude
B
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
D
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
Date : Sheet of
Compal Electronics, Inc.
N17P STRAP 3/7
N17P STRAP 3/7
N17P STRAP 3/7
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
29 100Monday, November 25, 2019
29 100Monday, November 25, 2019
29 100Monday, November 25, 2019
1.0
1.0
1.0
A
www.teknisi-indonesia.com
+1.35VSDGPU
CHA
/6*1uF+2*10 uF
CV396
0.47U_0201_6.3V6K
CV395
0.47U_0201_6.3V6K
1
1
2
2
@
@
1 1
CHB
/6*1uF+2*10 uF
reserve
CV397
0.47U_0201_6.3V6K
CV398
0.47U_0201_6.3V6K
1
1
2
2
@
@
Under
GPU
CV19
1U_0201_6.3V6M
CV18
1U_0201_6.3V6M
1
1
DIS@
DIS@
2
2
CV127
1U_0201_6.3V6M
CV126
1U_0201_6.3V6M
1
1
DIS@
DIS@
2
2
CV21
1U_0201_6.3V6M
CV20
1U_0201_6.3V6M
1
1
DIS@
DIS@
2
2
CV128
1U_0201_6.3V6M
CV129
1U_0201_6.3V6M
1
1
DIS@
DIS@
2
2
CV23
1U_0201_6.3V6M
CV22
1U_0201_6.3V6M
1
1
DIS@
DIS@
2
2
CV130
1U_0201_6.3V6M
CV131
1U_0201_6.3V6M
1
1
DIS@
DIS@
2
2
reserve
GPU
/5*22uF+2*1 0uF
1
2
2 2
1
2
10U_0402_6.3V6M
10U_0402_6.3V6M
10U_0402_6.3V6M
CV38
CV37
1
1
2
2
DIS@
DIS@
10U_0402_6.3V6M
CV218
CV217
1
1
2
2
@
@
22U_0603_6.3V6M
CV202
DIS@
Place close to
GPU
22U_0603_6.3V6M
CV219
@
22U_0603_6.3V6M
CV36
1
2
1
2
1
2
DIS@
22U_0603_6.3V6M
CV220
1
2
@
22U_0603_6.3V6M
22U_0603_6.3V6M
22U_0603_6.3V6M
CV40
CV39
1
2
DIS@
DIS@
22U_0603_6.3V6M
CV222
CV221
1
2
@
@
near GPU for NV update s pec 1210
FB_VDDQ_SENSE94
+1.35VSDGPU
3 3
1 2
RV47 40.2_0402_1%DIS@
1 2
RV48 40.2_0402_1%DIS@
1 2
N17P@
RV49 60.4_04 02_1%
RV49
40.2_0402_1%
SD034402A80
For nVidia N17P-G1 VRAM Device ID: 1C8C/CC
STRAP 2
RV26
X76_H4G@
RV35 X76_ H4G@
RV28 X76_ H4G@
RV26
X76_S4G@
RV27 X76_ S4G@
RV36 X76_ S4G@
STRAP 1
STRAP 0
Strap/Vendor/S ize
(8Gb)
0x05
HYNIX
256M x32
(8Gb)
0x03
Samsung
256M x32
4 4
Memory PN R3(ABO!)
UV4
X76_H4G@
UV5 X76 _H4G@
UV6 X76 _H4G@
UV7 X76 _H4G@
S IC D5 256M32 H5GC8H24AJR-R2C BGA ABO!
SA0000C1700
UV4
X76_S4G@
UV5 X76 _S4G@
UV6 X76 _S4G@
UV7 X76 _S4G@
S IC D5 256M32 K4G80325FC-HC25 FBGA ABO!
SA00009TA40
STRAP[2:0]
100K_0402_5%
100K_0402_5%
100K_0201_5%
100K_0402_5%
100K_0402_5%
100K_0201_5%
B
CV24
10U_0402_6.3V6M
1
1
DIS@
2
2
CV132
10U_0402_6.3V6M
1
1
2
2
DIS@
22U_0603_6.3V6M
CV41
1
2
DIS@
22U_0603_6.3V6M
CV223
1
2
@
FB_VDDQ_SENSE
TV10@
N18P@
(H: RV28, L: RV36)
(H: RV27, L: RV35)
(H: RV26, L: RV34)
SD028100380
SD028100380
SD043100380
SD028100380
SD028100380
SD043100380
CV26
10U_0402_6.3V6M
DIS@
CV133
10U_0402_6.3V6M
DIS@
+1.35VSDGPU
@
1 2
FB_GND_SENSE
FB_CAL_PD_VDDQ
FB_CAL_PU_GND
FB_CAL_TERM_ GND
RV45
0_0402_5%
UV1E
AA27
AA30
AB27
AB33
AC27
AD27
AE27
AF27
AG27
B13
B19
E13
E19
H10
H11
H12
H13
H14
H18
H19
H20
H21
H22
H23
H24
H8
H9
L27
M27
N27
P27
R27
T27
T30
T33
Y27
B16
E16
H15
H16
V27
W27
W30
W33
F1
F2
J27
H27
H25
Part 5 of 7
FBVDDQ_0
FBVDDQ_1
FBVDDQ_2
FBVDDQ_3
FBVDDQ_4
FBVDDQ_5
FBVDDQ_6
FBVDDQ_7
FBVDDQ_8
FBVDDQ_9
FBVDDQ_11
FBVDDQ_12
FBVDDQ_14
FBVDDQ_15
FBVDDQ_16
FBVDDQ_17
FBVDDQ_18
FBVDDQ_19
FBVDDQ_22
FBVDDQ_23
FBVDDQ_24
FBVDDQ_25
FBVDDQ_26
FBVDDQ_27
FBVDDQ_28
FBVDDQ_29
FBVDDQ_30
FBVDDQ_31
FBVDDQ_32
FBVDDQ_33
FBVDDQ_34
FBVDDQ_35
FBVDDQ_36
FBVDDQ_37
FBVDDQ_38
FBVDDQ_43
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ_SENSE
PROBE_FB_GND
FB_CAL_PD_VDDQ
FB_CAL_PU_GND
FB_CAL_TERM_GND
N18P-G0_FCBGA96 0~D
@
PEX_HVDD_10
PEX_HVDD_11
PEX_HVDD_12
PEX_HVDD_13
PEX_PLL_HVDD
FP_FUSE_SRC
POWER
IFPAB_PLLVDD
IFPCD_PLLVDD
IFPE_PLLVDD
PEX_DVDD_0
PEX_DVDD_1
PEX_DVDD_2
PEX_DVDD_3
PEX_DVDD_4
PEX_DVDD_5
PEX_HVDD_0
PEX_HVDD_1
PEX_HVDD_2
PEX_HVDD_3
PEX_HVDD_4
PEX_HVDD_5
PEX_HVDD_6
PEX_HVDD_7
PEX_HVDD_8
PEX_HVDD_9
1V8_AON
1V8_AON
IFPAB_RSET
IFPCD_RSET
IFPE_RSET
IFP_IOVDD
IFP_IOVDD
IFP_IOVDD
IFP_IOVDD
IFP_IOVDD
IFP_IOVDD
NC
NC
NC
NC
NC
For nVidia N18P-G0 VRAM
Strap/Vendor/S ize Memory PN R3(ABO!)
(8Gb)
0x02
HYNIX
256M x32
(8Gb)
0x04
Samsung
256M x32
UV4
UV5 X76 _N18H4G@
UV6 X76 _N18H4G@
UV7 X76 _N18H4G@
S IC D5 256M32 H5GC8H24AJR-R2C BGA ABO!
SA0000C1700
UV4
UV5 X76 _N18S4G@
UV6 X76 _N18S4G@
UV7 X76 _N18S4G@
S IC D5 256M32 K4G80325FC-HC25 FBGA ABO!
SA00009TA40
AG19
AG21
AG22
AG24
AH21
AH25
AG13
AG15
AG16
AG18
AG25
AH15
AH18
AH26
AH27
AJ27
AK27
AL27
AM28
AN28
AH12
AG12
AG26
J8
K8
L8
M8
AH8
AJ8
AF7
AF8
AB8
AD6
AG8
AG9
AF6
AG6
AC7
AC8
AG7
AN2
C
+FP_FUSE_GPU
12mils
+1.8VSDGPU_MAIN
X76_N18H4G@
X76_N18S4G@
2*22uF+3*10uF+3*4.7u F+6*1uF
Under
GPU
CV134
1
2
1
2
1U_0201_6.3V6M
Under
GPU
1U_0201_6.3V6M
DIS@
CV399
DIS@
CV14
1U_0201_6.3V6M
CV13
1U_0201_6.3V6M
1
1
2
1U_0201_6.3V6M
1
2
1
DIS@
DIS@
2
2
2*22uF+3*10uF+3*4.7u F+7*1uF
Under
GPU
1U_0201_6.3V6M
CV380
1U_0201_6.3V6M
CV381
1
1
DIS@
DIS@
2
2
+1.8VSDGPU_MAIN
1
CV43
DIS@
1U_0201_6 .3V6M
2
Near
3*4.7uF+5*1uF
GPU
CV49
1U_0201_6.3V6M
CV135
1U_0201_6.3V6M
1
1
DIS@
DIS@
2
2
RV394 0_0402_ 5%N17P@
CV33
1U_0201_6.3V6M
CV385
1U_0201_6.3V6M
1
DIS@
DIS@
2
CV137
CV136
1U_0201_6.3V6M
1
DIS@
DIS@
2
CV51
1U_0201_6.3V6M
1
DIS@
2
Near
GPU
12
Under
GPU
Device ID: 1F91/D1
STRAP 2
STRAP[2:0]
100K_0402_5%
100K_0402_5%
100K_0201_5%
100K_0402_5%
100K_0402_5%
100K_0201_5%
STRAP 1
STRAP 0
RV34
X76_N18H4G@
SD028100380
RV27 X76_ N18H4G@
SD028100380
RV36 X76_ N18H4G@
SD043100380
RV34
X76_N18S4G@
SD028100380
RV35 X76_ N18S4G@
SD028100380
RV28 X76_ N18S4G@
SD043100380
D
CV29
4.7U_0402_6.3V6M
CV386
1U_0201_6.3V6M
1
1
DIS@
2
2
1U_0201_6.3V6M
1
2
1U_0201_6.3V6M
1
2
DIS@
CV25
CV15
1U_0201_6.3V6M
1
1
DIS@
DIS@
2
2
CV392
1U_0201_6.3V6M
CV391
1
1
DIS@
DIS@
2
2
1
2
(H: RV28, L: RV36)
(H: RV27, L: RV35)
(H: RV26, L: RV34)
E
Near
CV16
4.7U_0402_6.3V6M
CV387
4.7U_0402_6.3V6M
1
1
2
2
DIS@
DIS@
CV32
4.7U_0402_6.3V6M
CV17
4.7U_0402_6.3V6M
CV382
4.7U_0402_6.3V6M
1
1
2
2
DIS@
DIS@
DIS@
CV50
4.7U_0402_6.3V6M
CV393
4.7U_0402_6.3V6M
CV394
4.7U_0402_6.3V6M
1
1
DIS@
DIS@
DIS@
2
2
2*4.7uF+1*1uF+2*0. 1uF
CV53
0.1U_0201_10V6K
CV52
0.1U_0201_10V6K
1
N17P@
N17P@
2
CV28
10U_0402_6.3V6M
1
1
2
2
DIS@
CV30
10U_0402_6.3V6M
1
2
DIS@
+1.8VSDGPU_AON
CV54
1U_0201_6.3V6M
1
N17P@
2
Near
GPU
GPU
CV388
10U_0402_6.3V6M
CV389
10U_0402_6.3V6M
1
2
DIS@
DIS@
Near
GPU
10U_0402_6.3V6M
CV27
10U_0402_6.3V6M
1
1
2
2
DIS@
CV55
4.7U_0402_6.3V6M
1
N17P@
2
CV34
22U_0603_6.3V6M
1
2
DIS@
+1.8VSDGPU_MAIN
22U_0603_6.3V6M
CV383
1
2
DIS@
+1.8VSDGPU_MAIN
+1.0VSDGPU
22U_0603_6.3V6M
1
2
CV31
1
2
DIS@
CV390
DIS@
CV384
22U_0603_6.3V6M
DIS@
nVidia GPU PN
N17P-G1 PN R3(ROH)
UV1 N 17P@
S IC N17P-G1-A1 FCBGA 908P GPU
SA0000A0660
N18P-G0 PN R3(ROH)
UV1 N 18P@
S IC N18P-G0-MP-A1 FCBGA 960P GPU
SA0000CK230
A
B
Security Classification
Security Classification
Security Classification
Issued Date
Issued Date
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
2019/07/24 2020/07/24
2019/07/24 2020/07/24
2019/07/24 2020/07/24
Compal Secret Data
Compal Secret Data
Compal Secret Data
Deciphered Date
Deciphered Date
Deciphered Date
D
Compal Electronics, Inc.
Compal Electronics, Inc.
Title
Title
Title
Size Document Numb er R ev
Size Document Numb er R ev
Size Document Numb er R ev
Custom
Custom
Custom
Date : Sheet of
Date : Sheet of
Date : Sheet of
Compal Electronics, Inc.
N17P POWER 4/7
N17P POWER 4/7
N17P POWER 4/7
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
FH50Q M/B LA-J621P
E
30 100Monday, November 25, 2019
30 100Monday, November 25, 2019
30 100Monday, November 25, 2019
1.0
1.0
1.0
Loading...