Acer LA-5141P KAV60, Aspire One AOD250, Aspire One AOP531f, Aspire One AOP531h, eMachines NetBook 250 Schematic

A

1 1

B

C

D

E

Compal Confidential

2 2

KAV60 Schematics Document

Intel Diamondville Processor with Calistoga(945GSE) + DDRII + ICH7M

3 3

2009-02-22

REV: 1.0

4 4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A

B

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

D

Date: Sheet

Compal Electronics, Inc.

Cover Page

KAV60 LA-5141P

1 40Sunday, February 22, 2009

E

0.2

of

A

B

C

D

E

Compal Confidential

Diamondville SC

FCBGA8

Model Name : KAV60 File Name : LA-5141P

1 1

P/N : DA60000BO00

CRT Conn

page 14

RGB

Thermal Sensor

EMC1402

2 2

page 4

LCD Conn.

page 13

SDIO CONN MINI Card x2

page 27

page 19

LVDS

PCI-Express

10/100 Ethernet

AR8114A

Transfermer

3 3

H_A#(3..31) H_D#(0..63)

DMI X2 mode

page 24

437Pins

22x22mm

FSB

400/533MHz

Calistoga GSE FCBGA998

27x27mm

page 6,7,8,9,10

ICH7M BGA652

31x31mm

page 15,16,17,18

LPC BUS

page 4,5

Memory BUS(DDRII)

1.8V DDRII 400/533

to I/OBoard CONN

JP7

Clock Generator CK505

DDRII-SO-DIMM

USB

HDA

SATA

page 22

page 12

Aralia Codec

ALC272

page 20

page 11

USB Port X1

page 28

I/O Board X2

page 22

to I/O board CONN RTS5159E

page 22

BlueToothX1

page19

CMOS CAM

page13

WLANX1

page19

WWANX1

page19

Power ON/OFF & LED CONN

DC IN

page 26

page 31

DC/DC Interface

3VALW/5VALW

page 29

page 33

1.5VS/0.9VS/

BATT IN

CHARGER

4 4

page 32

page 34

2.5VS

1.8V/VCCP

CPU_CORE

A

page 36

page 35

page 37

B

RJ45

page 24

AMP & INT Speaker

ENE KBC KB926

Int.KBD

page 27

Touch Pad

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

page 25

page 27

C

SPI

SPI ROM

page 25

Compal Secret Data

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

page 21

I/O board

D

MIC Jack

page 21 page 13

SATA CONN

USB Port X2

USB Card Reader x1 RTS5159E

Title

Size Document Number Rev

B

Date: Sheet

INT DMIC CONNHeadPhone &

Compal Electronics, Inc.

Block Diagrams

KAV60 LA-5141P

E

0.2

of

2 40Thursday, January 22, 2009

A

1 1

B

C

D

E

Voltage Rails

S5

Description Power Plane

VIN

B+

+CPU_CORE

+VCCP

+1.5VS

+1.8V

+2.5VS

+3VALW

+3VS

+5VALW

2 2

+5VS

+VSB VSB always on power rail ON ON*

+RTCVCC RTC power

Note : ON* means th at this power plane is ON o nly with AC power availab le, otherwise it is OFF.

STATE

Full ON

S1(Power On Suspend)

S3 (Suspend to RAM)

S4 (Suspend to Disk)

S5 (Soft OFF)

Adapter power supply ( 19V)

AC or battery power rail for powe r circuit.

Core voltage for CPU

0.9V switc hed power rail f or DDR termina tor+0.9VS

VCCP switched power rail

1.5V switched power rail

1.8V power rail for DDR

2.5V switched power rail

3.3V always on power rail

3.3V switched power rail

5V always on power rail

5V switched power rail

SIGNAL

SLP_S3#

SLP_S4#

HIGH HIGH HIGH

HIGH

LOW

LOW LOW

SLP_S5#

HIGH HIGHHIGH

HIGH

LOW

+VALW

ON

S3 S1

N/A N/A N/ A

ON

ON OFF

ON

N/A N/AN/A

OFF ON

OFF

OFF ON

OFF

OFF OFFON

ON

OFF

ON ON*

OFF

ON ON*

OFF ON

OFF

ONON

+V +VS Clock

ON

OFF

ON ON

LOW

OFF

External PCI Devices

'(9,&( 5(4*17

,'6(/

No PCI Device

EC SM Bus1 address

Device

Smart Battery

EEPROM(24C16/02)

Address

1010 000X b

EC SM Bus2 address

Device

EMC1402

3,54

Address

1001 100X b0001 011X b

3 3

BOARD ID Table(Page 25)

ID

0

1

2

3

4 4

BRD ID

R01 (EVT)

R02 (DVT)

R03 (PVT)

R10A (MP)

A

Ra

NC 100K 100K 100K

Rb Vab

0

8.2K 18K NC

0V

0.25V

0.50V

3.3V

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

B

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

ICH7M SM Bus address

Device

Clock Generator (SLG8SP556VTR)

DDR DIMMA

2006/08/18 2007/8/18

C

Address

1101 001Xb

1010 000Xb

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

D

Date: Sheet

Compal Electronics, Inc.

Notes List

KAV60 LA-5141P

3 40Thursday, January 22, 2009

E

0.2

of

5

H_A#[3..16](6)

H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13

D D

H_ADSTB#0(6) H_REQ#[0..4](6)

H_A#[17..31](6)

H_ADSTB#1(6)

C C

B B

A A

H_A20M#(16)

H_FERR#(16)

H_IGNNE#(16)

H_STPCLK#(16)

H_INTR(16)

H_NMI(16)

H_SMI#(16)

+VCCP

H_A#14 H_A#15 H_A#16

H_ADSTB#0

H_AP0

T5T5

H_REQ#0

PADPAD

H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4

H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35 H_ADSTB#1 H_AP1

T7 PAD T7 PAD

H_A20M# H_FERR# H_IGNNE# CLK_CPU_BCLK# H_STPCLK# H_INTR H_NMI H_SMI#

R34 1K_0402_5%R34 1K_0402_5%

1

R30 1K_0402_5%R30 1K_0402_5%

1

R31 1K_0402_5%R31 1K_0402_5%

1

R29 1K_0402_5%R29 1K_0402_5%

1

@

R28 1K_0402_5%

1 2

R32 1K_0402_5%

1 2

@

change BOM structure 11/14

This shall place near CPU

R200 56_0402_5%R200 56_0402_5%

1

R198 56_0402_5%R198 56_0402_5%

1

R206 56_0402_5% @R206 56_0402_5% @

1 2

R199 56_0402_5%R199 56_0402_5%

1

R205 68_0402_5%R205 68_0402_5%

1

Modify schematic by 10/21

R213 56_0402_5%R213 56_0402_5%

1

R218 56_0402_5%R218 56_0402_5%

1

U5A

P21

A[3]#

H20

A[4]#

N20

A[5]#

R20

A[6]#

J19

A[7]#

N19

A[8]#

G20

A[9]#

M19

A[10]#

H21

A[11]#

L20

A[12]#

M20

A[13]#

K19

A[14]#

J20

A[15]#

L21

A[16]#

K20

ADSTB[0]#

D17

AP0

N21

REQ[0]#

J21

REQ[1]#

G19

REQ[2]#

P20

REQ[3]#

R19

REQ[4]#

C19

A[17]#

F19

A[18]#

E21

A[19]#

A16

A[20]#

D19

A[21]#

C14

A[22]#

C18

A[23]#

C20

A[24]#

E20

A[25]#

D20

A[26]#

B18

A[27]#

C15

A[28]#

B16

A[29]#

B17

A[30]#

C16

A[31]#

A17

A[32]#

B14

A[33]#

B15

A[34]#

A14

A[35]#

B19

ADSTB[1]#

M18

AP1

U18

A20M#

T16

FERR#

J4

IGNNE#

R16

STPCLK#

T15

LINT0

R15

LINT1

U17

SMI#

D6

NC1

G6

NC2

H6

NC3

K4

NC4

K5

NC5

M15

NC6

L16

NC7

AU80586GE025512_FCBGA437

2 2 2 2

2 2

N270@

0

ADDR GROUP 1

NC

H_A#32 H_A#33 H_A#34 H_A#35

H_A20M# H_IGNNE#

ITP_TMS ITP_TDI PREQ# ITP_TDO H_PROCHOT#

ITP_TCK ITP_TRST#

ADS# BNR# BPRI#

ADDR

GROUP

ADDR

GROUP

DEFER#

DRDY# DBSY#

BR0#

IERR#

INIT#

LOCK#

CONTROL

RESET#

RS[0]# RS[1]# RS[2]#

TRDY#

HIT#

HITM#

BPM[0]# BPM[1]# BPM[2]# BPM[3]#

PRDY# PREQ#

TCK

TDO TMS

TRST#

BR1#

PROCHOT#

XDP/ITP SIGNALS

THRMDA

THRMDC

THERM

THERMTRIP#

BCLK[0] BCLK[1]

H CLK

RSVD3 RSVD2 RSVD1

V19 Y19 U21

T21 T19 Y18

T20

F16 V16

W20

D15 W18 Y17 U20 W19

AA17 V20

K17 J18 H15 J15 K18 J16 M17 N16

TDI

M16 L17 K16 V15

G17 E4 E5

H17

V11 V12

C21 C1 A3

.

4

H_ADS# H_BNR# H_BPRI#

H_DEFER# H_DRDY# H_DBSY#

H_BR0#

H_IERR# H_INIT#_R

H_LOCK#

H_RESET# H_RS#0 H_RS#1 H_RS#2 H_TRDY#

H_HIT# H_HITM#

PREQ# ITP_TCK ITP_TDI ITP_TDO ITP_TMS ITP_TRST#

H_PROCHOT#_R H_THERMDA H_THERMDC

H_THERMTRIP#

CLK_CPU_BCLK

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

R202 22_0402_5%R202 22_0402_5%

+CPU_GTLREF

C62C62

Close to CPU pin within 500mils. Zo=55ohm

H_ADS# (6)

H_BNR# (6)

H_BPRI# (6)

H_DEFER# (6)

H_DRDY# (6)

H_DBSY# (6)

H_BR0# (6)

R33 1K_0402_5%R33 1K_0402_5%

1

H_LOCK# (6)

H_RESET# (6)

H_TRDY# (6)

H_HIT# (6)

H_HITM# (6)

2

+VCCP +VCCP

2

Close to CPU

H_THERMTRIP# (6,16)

CLK_CPU_BCLK (12) CLK_CPU_BCLK# (12)

+VCCP

12

R47

R47 1K_0402_1%

1K_0402_1%

12

1

R48

R48 2K_0402_1%

2K_0402_1%

2

12

R201

R201 56_0402_5%

56_0402_5%

H_RS#[0..2] (6)

U5

CPU

N280@

H_PROCHOT# (37)

+CPU_EXTBGREF

C342

1U_0402_6.3V4Z

12

R27

R27 330_0402_5%

330_0402_5%

+VCCP

1

2

Close to CPU pin within 500mils. Zo=55ohm

H_INIT# (16)

12

R234

R234 1K_0402_1%

1K_0402_1%

12

R238

R238 2K_0402_1%

2K_0402_1%

3

+CPU_GTLREF

+CPU_EXTBGREF

H_D#[0..15](6)

H_DSTBN#0(6) H_DSTBP#0(6)

H_DINV#0(6)

H_D#[16..31](6)

H_DSTBN#1(6) H_DSTBP#1(6)

H_DINV#1(6)

R240 1K_0402_5% @R240 1K_0402_5% @

1 2

R239 1K_0402_5% @R239 1K_0402_5% @

1 2

CPU_BSEL0(12) CPU_BSEL1(12) CPU_BSEL2(12)

+VCCP

12

R51

+CPU_CMREF

0.1U_0402_16V4Z 0.1U_0402_16V4Z

R51 1K_0402_1%

1K_0402_1%

12

1

R49

C65C65

2K_0402_1%

2

Close to CPU pin within 500mils. Zo=55ohm

2

U5B

Y11

W10

Y12 AA14 AA11

W12

AA16

Y10

Y9

Y13

W15

AA13

Y16

W13

AA9

W9 Y14 Y15

W16

V9

AA5

Y8

W3

U1 W7 W6

Y7

AA6

Y3 W2

V3

U2

T3

AA8

V2 W4

Y4

Y5

Y6

R4

A7

U5

V5

T17

R6 M6

N15

N6

P17

T6

J6

H5 G5

+3VS

1

C352

2

0.1U_0402_16V4Z

H_THERMDA

H_THERMDC

2

2200P_0402_50V7K

U5B

D[0]# D[1]# D[2]# D[3]# D[4]# D[5]# D[6]# D[7]# D[8]# D[9]# D[10]# D[11]# D[12]# D[13]# D[14]# D[15]# DSTBN[0]# DSTBP[0]# DINV[0]# DP#0

D[16]# D[17]# D[18]# D[19]# D[20]# D[21]# D[22]# D[23]# D[24]# D[25]# D[26]# D[27]# D[28]# D[29]# D[30]# D[31]# DSTBN[1]# DSTBP[1]# DINV[1]# DP#1

GTLREF ACLKPH DCLKPH BINIT# EDM EXTBGREF FORCEPR# HFPLL MCERR# RSP# BSEL[0] BSEL[1] BSEL[2]

AU80586GE025512_FCBGA437

N270@

D[32]# D[33]# D[34]#

DATA GRP 0 DATA GRP 1

D[35]# D[36]# D[37]# D[38]# D[39]# D[40]# D[41]# D[42]# D[43]# D[44]#

DATA GRP 2

D[45]# D[46]#

D[47]# DSTBN[2]# DSTBP[2]#

DINV[2]#

DP#2

D[48]#

D[49]#

D[50]#

D[51]#

D[52]#

D[53]#

D[54]#

D[55]#

D[56]#

D[57]#

D[58]#

D[59]#

D[60]#

D[61]#

DATA GRP 3

D[62]#

D[63]# DSTBN[3]# DSTBP[3]#

DINV[3]#

DP#3

COMP[0] COMP[1] COMP[2] COMP[3]

MISC

DPRSTP#

DPSLP#

DPWR#

PWRGOOD

SLP#

CORE_DET

CMREF[1]

Layout note: COMP0,2 connect with Zo=27.4ohm +/-15%, make trace length shorter than 0.5" COMP1,3 connect with Zo=55ohm +/-15%, make trace length shorter than0.5"

CPU THERMAL SENSOR

U17

1

VDD

2

DP

3

DN

4

THERM#

EMC1402-1-ACZL-TR_MSOP8

Address:100_1100

H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_DSTBN#0 H_DSTBP#0 H_DINV#0 H_DP#0

T10 PAD T10 PAD

H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_DSTBN#1 H_DSTBN#3 H_DSTBP#1 H_DINV#1 H_DP#1

T13 PAD T13 PAD

ACLKPH DCLKPH

CPU_BSEL0 CPU_BSEL1 CPU_BSEL2

H_THERMDA, H_THERMDC routing together. Trace width / Spacing = 10 / 10 mil

C351

1

R3 R2 P1 N1 M2 P2 J3 N3 G3 H2 N2 L2 M3 J2 H1 J1 K2 K3 L1 M4

C2 G2 F1 D3 B4 E1 A5 C3 A6 F2 C6 B6 B3 C4 C7 D2 E2 F3 C5 D4

T1 T2 F20 F21

R18 R17 U4 V17 N18 A13 B7

SMDATA

SMCLK

ALERT#

GND

H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_DSTBN#2 H_DSTBP#2 H_DINV#2 H_DP#2

H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63

H_DSTBP#3 H_DINV#3 H_DP#3

COMP0 COMP1 COMP2 COMP3

H_DPRSTP# H_DPSLP# H_DPWR# H_PWRGOOD H_CPUSLP#

8

7

6

5

1

H_D#[32..47] (6)

H_DSTBN#2 (6) H_DSTBP#2 (6) H_DINV#2 (6)

T15 PAD T15 PAD

H_D#[48..63] (6)

H_DSTBN#3 (6) H_DSTBP#3 (6) H_DINV#3 (6)

T12 PAD T12 PAD R57 27.4_0402_1%R57 27.4_0402_1%

2

1

R58 54.9_0402_1%R58 54.9_0402_1%

1

2

R208 27.4_0402_1%R208 27.4_0402_1%

2

1

R209 54.9_0402_1%R209 54.9_0402_1%

2

1

H_DPRSTP# (16,37) H_DPSLP# (16) H_DPWR# (6) H_PWRGOOD (16) H_CPUSLP# (6)

EC_SMB_CK2

EC_SMB_DA2

R304

12

10K_0402_5%

+CPU_CMREF

EC_SMB_CK2 (25)

EC_SMB_DA2 (25)

+3VS

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

Diamondville(1/2)

KAV60 LA-5141P

4 40Sunday, February 22, 2009

1

0.2

of

5

4

3

2

1

C341

C322

1

2

1

2

1

2

+VCCP

1

+

C57

2

220U_B2_2.5VM_R35

+1.5VS

1

C338C338

0.1U_0402_16V7K 0.1U_0402_16V7K

2

+CPU_CORE

1U_0402_6.3V6K

1

C324

C323

C324

2

1U_0402_6.3V6K

10U_0805_10V4Z

1

C334

C328

2

10U_0805_10V4Z

12

R221

100_0402_1%

12

R220

100_0402_1%

1

C326

2

1U_0402_6.3V6K

1

2

VCCSENSE (37)

VSSSENSE (37)

1U_0402_6.3V6K

1

C327

2

1

C325

2

1U_0402_6.3V6K

Length match within 25 mils The trace space 7 mils, Zo=27.4ohm

+CPU_CORE

1U_0402_6.3V6K

1

C315

2

1

2

2 x 330uF(9mohm/2)

1

+

C51

330U_D2_2.5VY_R9M

2

1

+

C331

330U_D2_2.5VY_R9M

2

@

U5D

A2

VSS1

A4

VSS2

A8

VSS4

A15

VSS5

A18

VSS6

A19

VSS7

A20

VSS8

B1

VSS9

B2

VSS10

D D

C C

B B

A A

B5

VSS11

B8

VSS12

B13

VSS13

B20

VSS14

B21

VSS15

C8

VSS16

C17

VSS17

D1

VSS18

D5

VSS19

D8

VSS20

D14

VSS21

D18

VSS22

D21

VSS23

E3

VSS24

E6

VSS25

E7

VSS26

E8

VSS27

E15

VSS28

E16

VSS29

E19

VSS30

F4

VSS31

F5

VSS32

F6

VSS33

F7

VSS34

F17

VSS35

F18

VSS36

G1

VSS37

G4

VSS38

G7

VSS39

G9

VSS41

G13

VSS42

G21

VSS45

H3

VSS46

H4

VSS48

H7

VSS49

H9

VSS51

H13

VSS52

H16

VSS53

H18

VSS54

H19

VSS55

J5

VSS56

J7

VSS57

J9

VSS58

J13

VSS59

J17

VSS60

K1

VSS61

K6

VSS62

K7

VSS63

K9

VSS64

K13

VSS65

K15

VSS66

K21

VSS67

L3

VSS68

L4

VSS69

L5

VSS70

L6

VSS71

L7

VSS72

L9

VSS73

L13

VSS74

L15

VSS75

L18

VSS76

L19

VSS77

M1

VSS78

M5

VSS79

M7

VSS80

M9

VSS81

M13

VSS82

M21

VSS83

N4

VSS84

AU80586GE025512_FCBGA437

N270@

VSS162 VSS161 VSS160 VSS159 VSS158 VSS157 VSS156 VSS155 VSS154 VSS153 VSS152 VSS151 VSS149 VSS148 VSS147 VSS146 VSS145 VSS144 VSS143 VSS142 VSS141 VSS140 VSS139 VSS138 VSS137 VSS136 VSS135 VSS134 VSS133 VSS132 VSS131 VSS130 VSS129 VSS128 VSS127 VSS126 VSS125 VSS124 VSS123 VSS122 VSS121 VSS120 VSS119 VSS118 VSS117 VSS116 VSS115 VSS114 VSS113 VSS112 VSS111 VSS110 VSS109 VSS108 VSS107 VSS106 VSS105 VSS104 VSS103 VSS102 VSS101 VSS100

VSS99 VSS98 VSS97 VSS96 VSS95

N5 N7 N9 N13 N17 P3 P4 P5 P6 P7 P9 P13 P15 P16 P18 P19 R1 R5 R7 R9 R13 R21 T4 T5 T7 T9 T10 T11 T12 T13 T18 U3 U6 U7 U15 U16 U19 V1 V4 V6 V7 V8 V13 V14 V18 V21 W1 W5 W8 W11 W14 W17 W21 Y1 Y2 Y20 Y21 AA2 AA3 AA4 AA7 AA10 AA12 AA15 AA18 AA19 AA20

+CPU_CORE

10U_0805_10V4Z

+VCCP

1

C308

2

1U_0402_6.3V6K

1

C298

2

U5C

V10

VCCF

A9

VCCQ1

B9

VCCQ2

A10

VCCP1

A11

VCCP2

A12

VCCP3

B10

VCCP4

B11

VCCP5

B12

VCCP6

C10

VCCP7

C11

VCCP8

C12

VCCP9

D10

VCCP10

D11

VCCP11

D12

VCCP12

E10

VCCP13

E11

VCCP14

E12

VCCP15

F10

VCCP16

F11

VCCP17

F12

VCCP18

G10

VCCP19

G11

VCCP20

G12

VCCP21

H10

VCCP22

H11

VCCP23

H12

VCCP24

J10

VCCP25

J11

VCCP26

J12

VCCP27

K10

VCCP28

K11

VCCP29

K12

VCCP30

L10

VCCP31

L11

VCCP32

L12

VCCP33

M10

VCCP34

M11

VCCP35

M12

VCCP36

N10

VCCP37

N11

VCCP38

N12

VCCP39

P10

VCCP40

P11

VCCP41

P12

VCCP42

R10

VCCP43

R11

VCCP44

R12

VCCP45

AU80586GE025512_FCBGA437

N270@

1U_0402_6.3V6K

1

C309

C310

2

1U_0402_6.3V6K

10U_0805_10V4Z

1

C299

C300

2

10U_0805_10V4Z

VCCPC64 VCCPC63 VCCPC62 VCCPC61

VCCSENSE

VSSSENSE

1U_0402_6.3V6K

1

C311

2

10U_0805_10V4Z

1

C301

2

C9

VTT1

D9

VTT2

E9

VTT3

F8

VTT4

F9

VTT5

G8

VTT6

G14

VTT7

H8

VTT8

H14

VTT9

J8

VTT10

J14

VTT11

K8

VTT12

K14

VTT13

L8

VTT14

L14

VTT15

M8

VTT16

M14

VTT17

N8

VTT18

N14

VTT19

P8

VTT20

P14

VTT21

R8

VTT22

R14

VTT23

T8

VTT24

T14

VTT25

U8

VTT26

U9

VTT27

U10

VTT28

U11

VTT29

U12

VTT30

U13

VTT31

U14

VTT32

F14 F13 E14 E13

D7

VCCA

F15

VID[0]

D16

VID[1]

E18

VID[2]

G15

VID[3]

G16

VID[4]

E17

VID[5]

G18

VID[6]

C13

D13

PLACE IN CAVITY

1

C312

2

1U_0402_6.3V6K

1

C302

2

10U_0805_10V4Z

+1.5VS

CPU_VID0 CPU_VID1 CPU_VID2 CPU_VID3 CPU_VID4 CPU_VID5 CPU_VID6

VCCSENSE

VSSSENSE

1U_0402_6.3V6K

1

C313

2

10U_0805_10V4Z

1

C46

2

0.1U_0402_16V7K

1

C314

2

1U_0402_6.3V6K

1

C304

2

10U_0805_10V4Z

0.1U_0402_16V7K

1

C295

C307

2

CPU_VID0 (37) CPU_VID1 (37) CPU_VID2 (37) CPU_VID3 (37) CPU_VID4 (37) CPU_VID5 (37) CPU_VID6 (37)

1U_0402_6.3V6K

1

C320

2

10U_0805_10V4Z

1

C303

2

1U_0402_6.3V6K

1

C337

2

1U_0402_6.3V6K

PLACE IN CAVITY

130mA

1U_0402_6.3V6K

1

C321

2

1U_0402_6.3V6K

10U_0805_10V4Z

1

C47

C335

C47

2

10U_0805_10V4Z

PLACE IN CORRIDOR AND CLOSE TO CPU

Security Classification

2006/08/18 2007/8/18

Issued Date

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/08/18 2007/8/18

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

Diamondville(2/2)

KAV60 LA-5141P

5 40Sunday, February 22, 2009

1

0.2

of

5

4

3

2

1

H_D#[0..63](4)

D D

C C

+VCCP

12

R6

R175

54.9_0402_1%

B B

12

R7

R182

24.9_0402_1%

12

24.9_0402_1%

H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63

H_XRCOMP H_XSCOMP

+H_SWNG0

H_YRCOMP H_YSCOMP

+H_SWNG1

AB4 AB8

AA9 AA8 AB1 AB7 AA2 AB5

A10

C15

C4 F6 H9 H6 F7 E3 C2 C3 K9 F5

J7 K7 H8 E5 K8

J8

J2

J3 N1

M5

K5

J5 H3

J4 N3

M4 M3

N8 N6 K3 N9

M1

V8 V9 R6 T8 R2 N5 N2 R5 U7 R8 T4 T7 R3 T5 V6 V3

W2 W1

V2

W4 W7 W5

V5

W8

A6

J1 K1 H1

U1A

H_D#_0 H_D#_1 H_D#_2 H_D#_3 H_D#_4 H_D#_5 H_D#_6 H_D#_7 H_D#_8 H_D#_9 H_D#_10 H_D#_11 H_D#_12 H_D#_13 H_D#_14 H_D#_15 H_D#_16 H_D#_17 H_D#_18 H_D#_19 H_D#_20 H_D#_21 H_D#_22 H_D#_23 H_D#_24 H_D#_25 H_D#_26 H_D#_27 H_D#_28 H_D#_29 H_D#_30 H_D#_31 H_D#_32 H_D#_33 H_D#_34 H_D#_35 H_D#_36 H_D#_37 H_D#_38 H_D#_39 H_D#_40 H_D#_41 H_D#_42 H_D#_43 H_D#_44 H_D#_45 H_D#_46 H_D#_47 H_D#_48 H_D#_49 H_D#_50 H_D#_51 H_D#_52 H_D#_53 H_D#_54 H_D#_55 H_D#_56 H_D#_57 H_D#_58 H_D#_59 H_D#_60 H_D#_61 H_D#_62 H_D#_63

H_XRCOMP H_XSCOMP H_XSWING H_YRCOMP H_YSCOMP H_YSWING

H_A#_10 H_A#_11 H_A#_12 H_A#_13 H_A#_14 H_A#_15 H_A#_16 H_A#_17 H_A#_18 H_A#_19 H_A#_20 H_A#_21 H_A#_22 H_A#_23 H_A#_24 H_A#_25 H_A#_26 H_A#_27 H_A#_28 H_A#_29 H_A#_30 H_A#_31

H_ADS# H_ADSTB#_0 H_ADSTB#_1

H_VREF0

H_BNR#

H_BPRI#

H_BREQ0#

H_CPURST#

H_VREF1

HOST

H_DBSY# H_DEFER# H_DINV#_0 H_DINV#_1 H_DINV#_2 H_DINV#_3

H_DPWR#

H_DRDY#

H_DSTBN#_0 H_DSTBN#_1 H_DSTBN#_2 H_DSTBN#_3 H_DSTBP#_0 H_DSTBP#_1 H_DSTBP#_2 H_DSTBP#_3

H_HITM#

H_LOCK# H_REQ#_0 H_REQ#_1 H_REQ#_2 H_REQ#_3 H_REQ#_4

H_RS#_0 H_RS#_1 H_RS#_2

H_SLPCPU#

H_TRDY#

Calistoga-GS E_FCBGA9 98

H_A#_3 H_A#_4 H_A#_5 H_A#_6 H_A#_7 H_A#_8 H_A#_9

HCLKN HCLKP

H_HIT#

F8 D12 C13 A8 E13 E12 J12 B13 A13 G13 A12 D14 F14 J13 E17 H15 G15 G14 A15 B18 B15 E14 H13 C14 A17 E15 H17 D17 G17

F10 C12 H16 E2 B9 C7 G8 B10 E1

AA6 AA5 C10 C6 H5 J6 T9 U6 G7 E6 F3 M8 T1 AA3 F4 M7 T2 AB3

C8 B4 C5 G9 E9 G12 B8 F12 A5 B6 G10 E8 E10

H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16 H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31

H_ADS# H_ADSTB#0 H_ADSTB#1 +H_VREF H_BNR# H_BPRI# H_BR0# H_RESET# +H_VREF

CLK_MCH_BCLK# CLK_MCH_BCLK H_DBSY# H_DEFER# H_DINV#0 H_DINV#1 H_DINV#2 H_DINV#3 H_DPWR# H_DRDY# H_DSTBN#0 H_DSTBN#1 H_DSTBN#2 H_DSTBN#3 H_DSTBP#0 H_DSTBP#1 H_DSTBP#2 H_DSTBP#3

H_HIT# H_HITM# H_LOCK# H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4 H_RS#0 H_RS#1 H_RS#2 H_CPUSLP# H_TRDY#

H_A#[3..31] (4)

H_ADS# (4) H_ADSTB#0 (4) H_ADSTB#1 (4)

H_BNR# (4) H_BPRI# (4) H_BR0# (4) H_RESET# (4)

CLK_MCH_BCLK# (12) CLK_MCH_BCLK (12) H_DBSY# (4) H_DEFER# (4) H_DINV#0 (4) H_DINV#1 (4) H_DINV#2 (4) H_DINV#3 (4) H_DPWR# (4) H_DRDY# (4)

H_DSTBN#[0..3] (4)

H_DSTBP# [0..3] (4)

H_HIT# (4) H_HITM# (4) H_LOCK# (4)

H_REQ#[0..4] (4)

H_RS#[0..2] (4)

H_CPUSLP# (4) H_TRDY# (4)

+DIMM_VREF

DMI_TXN0(17) DMI_TXN1(17) DMI_TXP0(17) DMI_TXP1(17)

DMI_RXN0(17) DMI_RXN1(17) DMI_RXP0(17) DMI_RXP1(17)

M_CLK_DDR0(11) M_CLK_DDR1(11)

M_CLK_DDR#0(11) M_CLK_DDR#1(11)

DDR_CKE0(11) DDR_CKE1(11)

DDR_CS0#(11) DDR_CS1#(11)

+1.8V

R232 80.6_0402_1%R232 80.6_0402_1%

1 1

R228 80.6_0402_1%R228 80.6_0402_1%

1

Layout Note: +DIMM_VREF trace

C53C53

2

width and spacing is 20/20.

0.1U_0402_16V4Z 0.1U_0402_16V4Z

U1B

DMI_TXN0 DMI_TXN1 DMI_TXP0 DMI_TXP1

DMI_RXN0 DMI_RXN1 DMI_RXP0 DMI_RXP1

M_CLK_DDR0 M_CLK_DDR1

M_CLK_DDR#0 M_CLK_DDR#1

DDR_CKE0 DDR_CKE1

DDR_CS0# DDR_CS1#

M_ODT0(11)

M_ODT1(11)

2 2

M_ODT0 M_ODT1

SMRCOMPN SMRCOMPP

10uA

Y29 Y32 Y28 Y31

V28 V31 V29 V32

AF33

AG1

AJ1

AM30

AG33

AF1

AK1

AN30

AN21 AN22 AF26 AF25

AG14 AF12 AK14 AH12

AJ21

AF11

AE12 AF14

AJ14 AJ12

AN12 AN14 AA33

AE1

U1B

DMI_RXN_0 DMI_RXN_1 DMI_RXP_0 DMI_RXP_1

DMI_TXN_0 DMI_TXN_1 DMI_TXP_0 DMI_TXP_1

SM_CK_0 SM_CK_1

SM_CK_2 SM_CK_3

SM_CK#_0 SM_CK#_1

SM_CK#_2 SM_CK#_3

SM_CKE_0 SM_CKE_1 SM_CKE_2 SM_CKE_3

SM_CS#_0 SM_CS#_1 SM_CS#_2 SM_CS#_3

SM_OCDCOMP_0 SM_OCDCOMP_1

SM_ODT_0 SM_ODT_1 SM_ODT_2 SM_ODT_3

SM_RCOMPN SM_RCOMPP SM_VREF_0 SM_VREF_1

Calistoga-GS E_FCBGA9 98

CFG_0 CFG_1 CFG_2 CFG_3 CFG_5 CFG_6

DMI

RESERVED1 RESERVED2 RESERVED7 RESERVED8 RESERVED9

CFG/RSVD

DDR2 MUXING

PM_ICHSYNC#

PM_BMBUSY# PM_EXTTS#_0

PM

PM_EXTTS#_1

THRMTRIP#

PWROK

RSTIN#

D_REFCLKN D_REFCLKP

CLK

D_REFSSCLKN D_REFSSCLKP

CLKREQ#

C18 E18 G20 G18 J20 J18

K32 K31 C17 F18 A3

E31 G21 F26 H26 J15 AB29 W27

A27 A26 J33 H33 J22

MCH_CLKSEL0 MCH_CLKSEL1 MCH_CLKSEL2 CFG3 CFG5 CFG6

PM_EXTTS#0 PM_EXTTS#1

PLTRST_R#

PAD @ T32 PAD @

T32

1

R181 2.2K_0402_5%R181 2.2K_0402_5%

PADT33 @ T33 PAD @

R203 0_0402_5% R203 0_0402_5%

H_THERMTRIP#

ICH_POK

1

R211 100_0402_5%

MCH_CLKSEL0 (12) MCH_CLKSEL1 (12) MCH_CLKSEL2 (12)

2

MCH_ICH_SYNC# (15)

PM_BMBUSY# (17) PM_EXTTS#0 (11)

12

2

PM_DPRSLPVR (17,37)

H_THERMTRIP# (4,16)

ICH_POK (17,25)

PLTRST# (15,17,19,24,25,27)

CLK_MCH_DREFCLK# (12) CLK_MCH_DREFCLK (12) MCH_SSCDREFCLK# (12) MCH_SSCDREFCLK (12) MCH_CLKREQ# (12)

Strap Pin Table

CFG5

Low = DMI x 2

High = DMI x 4

*

Layout Note: H_XRCOMP / H_YRCOMP / H_VREF / H_SWNG0 / H_SWNG1 trace width and spacing is 10/20.

+VCCP

1

R176

A A

R176

2

1 2

R174

100_0402_1%

+H_VREF

1

C243C243

2

200_0402_1%

5

C50 be placed <100mils from GMCH pin

0.1U_0402_16V4Z 0.1U_0402_16V4Z

+VCCP

R167

R166

1

221_0402_1%

2

12

100_0402_1%

+H_SWNG0

1

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

4

C240C240

+VCCP

R180

R178

12

221_0402_1%

12

100_0402_1%

+H_SWNG1

1

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

C251C251

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

2

Title

Size Document Number Rev

Custom

Date: Sheet

PM_EXTTS#0

PM_EXTTS#1

Compal Electronics, Inc.

Calistoga(1/5)-GTL/DMI/DDR

1

R187 10K_0402_5%R187 10K_0402_5%

@

1 2

R188 10K_0402_5%

KAV60 LA-5141P

1

+3VS

2

0.2

of

6 40Sunday, February 22, 2009

5

4

3

2

1

D D

C C

B B

DDR_A_BS0(11) DDR_A_BS1(11) DDR_A_BS2(11)

DDR_A_DM[0..7](11)

DDR_A_DQS[0..7](11)

DDR_A_DQS#[0..7](11)

DDR_A_MA[0..13](11)

DDR_A_CAS#(11) DDR_A_RAS#(11)

DDR_A_WE#(11)

T9 PADT9 PAD T8 PAD T8 PAD

DDR_A_BS0 DDR_A_BS1 DDR_A_BS2

DDR_A_DM0 DDR_A_DM1 DDR_A_DM2 DDR_A_DM3 DDR_A_DM4 DDR_A_DM5 DDR_A_DM6 DDR_A_DM7

DDR_A_DQS0 DDR_A_DQS1 DDR_A_DQS2 DDR_A_DQS3 DDR_A_DQS4 DDR_A_DQS5 DDR_A_DQS6 DDR_A_DQS7

DDR_A_DQS#0 DDR_A_DQS#1 DDR_A_DQS#2 DDR_A_DQS#3 DDR_A_DQS#4 DDR_A_DQS#5 DDR_A_DQS#6 DDR_A_DQS#7

DDR_A_MA0 DDR_A_MA1 DDR_A_MA2 DDR_A_MA3 DDR_A_MA4 DDR_A_MA5 DDR_A_MA6 DDR_A_MA7 DDR_A_MA8 DDR_A_MA9 DDR_A_MA10 DDR_A_MA11 DDR_A_MA12 DDR_A_MA13

DDR_A_CAS# DDR_A_RAS#

SA_RCVENIN#

SA_RCVENOUT#

DDR_A_WE#

AK12 AH11 AG17

AB30

AL31 AF30 AK26

AL9 AG7 AK5 AH3

AC28

AJ30

AK33

AL25

AN9 AH8 AM2 AE3

AC29 AK30

AJ33

AM25

AN8

AJ8 AM3 AE2

AJ15 AM17 AM15 AH15 AK15 AN15

AJ18 AF19 AN17

AL17 AG16

AL18 AG18

AL14

AJ17 AK18 AN28 AM28 AH17

AH21

AJ20 AE27

AN20

AL21 AK21 AK22

AL22 AH22 AG22 AF21 AM21 AE21

AL20 AE22 AE26 AE20

U1C

SA_BS_0 SA_BS_1 SA_BS_2

SA_DM_0 SA_DM_1 SA_DM_2 SA_DM_3 SA_DM_4 SA_DM_5 SA_DM_6 SA_DM_7

SA_DQS_0 SA_DQS_1 SA_DQS_2 SA_DQS_3 SA_DQS_4 SA_DQS_5 SA_DQS_6 SA_DQS_7

SA_DQS#_0 SA_DQS#_1 SA_DQS#_2 SA_DQS#_3 SA_DQS#_4 SA_DQS#_5 SA_DQS#_6 SA_DQS#_7

SA_MA_0 SA_MA_1 SA_MA_2 SA_MA_3 SA_MA_4 SA_MA_5 SA_MA_6 SA_MA_7 SA_MA_8 SA_MA_9 SA_MA_10 SA_MA_11 SA_MA_12 SA_MA_13

SA_CAS# SA_RAS# SA_RCVENIN# SA_RCVENOUT# SA_WE#

SB_BS_0 SB_BS_1 SB_BS_2

SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8 SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13

SA_DQ_0 SA_DQ_1 SA_DQ_2 SA_DQ_3 SA_DQ_4 SA_DQ_5 SA_DQ_6 SA_DQ_7 SA_DQ_8

SA_DQ_9 SA_DQ_10 SA_DQ_11 SA_DQ_12 SA_DQ_13 SA_DQ_14 SA_DQ_15 SA_DQ_16 SA_DQ_17 SA_DQ_18 SA_DQ_19 SA_DQ_20 SA_DQ_21 SA_DQ_22 SA_DQ_23 SA_DQ_24 SA_DQ_25 SA_DQ_26 SA_DQ_27 SA_DQ_28 SA_DQ_29 SA_DQ_30 SA_DQ_31 SA_DQ_32 SA_DQ_33 SA_DQ_34 SA_DQ_35 SA_DQ_36 SA_DQ_37 SA_DQ_38 SA_DQ_39 SA_DQ_40 SA_DQ_41 SA_DQ_42 SA_DQ_43 SA_DQ_44 SA_DQ_45 SA_DQ_46 SA_DQ_47

DDR2 SYSTEM MEMORY

SA_DQ_48 SA_DQ_49 SA_DQ_50 SA_DQ_51 SA_DQ_52 SA_DQ_53 SA_DQ_54 SA_DQ_55 SA_DQ_56 SA_DQ_57 SA_DQ_58 SA_DQ_59 SA_DQ_60 SA_DQ_61 SA_DQ_62 SA_DQ_63

SB_CAS#

SB_RAS#

SB_WE#

Calistoga-GSE_FCBGA998

AB28 AE33 AF32 AC33 AB32 AB31 AE31 AH31 AK31 AL28 AK27 AH30 AL32 AJ28 AJ27 AH32 AF31 AH27 AF28 AJ32 AG31 AG28 AG27 AN27 AM26 AJ26 AJ25 AL27 AN26 AH25 AG26 AM12 AL11 AH9 AK9 AM11 AK11 AM8 AK8 AG9 AF9 AF8 AK6 AF7 AG11 AJ6 AH6 AN6 AM6 AK3 AL2 AM5 AL5 AJ3 AJ2 AG2 AF3 AE7 AF6 AH5 AG3 AG5 AF5

AG19 AG21 AG20

DDR_A_D1 DDR_A_D2 DDR_A_D3 DDR_A_D4 DDR_A_D5 DDR_A_D6 DDR_A_D7 DDR_A_D8 DDR_A_D9 DDR_A_D10 DDR_A_D11 DDR_A_D12 DDR_A_D13 DDR_A_D14 DDR_A_D15 DDR_A_D16 DDR_A_D17 DDR_A_D18 DDR_A_D19 DDR_A_D20 DDR_A_D21 DDR_A_D22 DDR_A_D23 DDR_A_D24 DDR_A_D25 DDR_A_D26 DDR_A_D27 DDR_A_D28 DDR_A_D29 DDR_A_D30 DDR_A_D31 DDR_A_D32 DDR_A_D33 DDR_A_D34 DDR_A_D35 DDR_A_D36 DDR_A_D37 DDR_A_D38 DDR_A_D39 DDR_A_D40 DDR_A_D41 DDR_A_D42 DDR_A_D43 DDR_A_D44 DDR_A_D45 DDR_A_D46 DDR_A_D47 DDR_A_D48 DDR_A_D49 DDR_A_D50 DDR_A_D51 DDR_A_D52 DDR_A_D53 DDR_A_D54 DDR_A_D55 DDR_A_D56 DDR_A_D57 DDR_A_D58 DDR_A_D59 DDR_A_D60 DDR_A_D61 DDR_A_D62 DDR_A_D63

DDR_A_D0

AC31

DDR_A_D[0..63] (11)

A A

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SH EET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVI SION OF R&D

AND TRADE SECRET INFORMATION. THIS SH EET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVI SION OF R&D

AND TRADE SECRET INFORMATION. THIS SH EET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVI SION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL EL ECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATIO N IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL EL ECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATIO N IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL EL ECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATIO N IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELE CTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELE CTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELE CTRONICS, INC.

2006/08/18 2007/8/18

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

Calistoga(2/5)-DDR2

KAV60 LA-5141P

7 40Sunday, February 22, 2009

1

0.2

of

5

D D

4

3

2

1

U1F

H27

SDVO_CTRLDATA

J27

SDVO_CTRLCLK

GMCH_CRT_R

R10 150_0402_1%R10 150_0402_1%

R8 150_0402_1%R8 150_0402_1%

R9 150_0402_1%R9 150_0402_1%

12

GMCH_CRT_G

GMCH_CRT_B

Close to U4.H25

12

R183 255_0402_1%R183 255_0402_1%

C C

39_0402_5%

R282

GMCH_CRT_VSYNC(14)

GMCH_CRT_HSYNC(14)

R296R296

1 2

39_0402_5% 39_0402_5%

GMCH_CRT_VSYNC_R

GMCH_CRT_HSYNC_R

R171 100K_0402_5%R171 100K_0402_5%

GMCH_ENBKL(25)

Place R282,R296 close to F27,D27 11/18

B B

+3VS

1 2

R192 10K_0402_5%R192 10K_0402_5%

1 2

R191 10K_0402_5%R191 10K_0402_5%

LCTLA_CLK

LCTLB_DATA

CLK_MCH_3GPLL#(12) CLK_MCH_3GPLL(12)

GMCH_CRT_CLK(14) GMCH_CRT_DATA(14)

GMCH_CRT_B(14)

GMCH_CRT_G(14)

GMCH_CRT_R(14)

12

LVDS_SCL(13) LVDS_SDA(13)

GMCH_ENVDD(13)

12

R184 1.5K_0402_1%R184 1.5K_0402_1%

LVDS_ACLK#(13) LVDS_ACLK(13)

LVDS_A0#(13) LVDS_A1#(13) LVDS_A2#(13)

LVDS_A0(13) LVDS_A1(13) LVDS_A2(13)

GMCH_CRT_B

GMCH_CRT_G

GMCH_CRT_R

GMCH_CRT_VSYNC_R GMCH_CRT_HSYNC_R

CRT_IREF

LCTLA_CLK LCTLB_DATA LVDS_SCL LVDS_SDA

L_IBG

LVDS_ACLK# LVDS_ACLK

LVDS_A0# LVDS_A1# LVDS_A2#

LVDS_A0 LVDS_A1 LVDS_A2

Y26

AA26

H20 H22 A24 A23 E25 F25 C25 D25 F27 D27 H25

H30 G29 F28 E28 G28 H28 K30 K27

J29 J30

K29

D30 C30 A30 A29

G31 F32 D31

H31 G32 C31

F33 D33 F30

E33 D32 F29

G_CLKN G_CLKP

CRT_DDC_CLK CRT_DDC_DATA CRT_BLUE CRT_BLUE# CRT_GREEN CRT_GREEN# CRT_RED CRT_RED# CRT_VSYNC CRT_HSYNC CRT_IREF

L_BKLTCTL L_BKLTEN L_CLKCTLA L_CTLBDATA L_DDC_CLK L_DDC_DATA L_VDDEN L_IBG L_VBG L_VREFH L_VREFL

LA_CLKN LA_CLKP LB_CLKN LB_CLKP

LA_DATAN_0 LA_DATAN_1 LA_DATAN_2

LA_DATAP_0 LA_DATAP_1 LA_DATAP_2

LB_DATAN_0 LB_DATAN_1 LB_DATAN_2

LB_DATAP_0 LB_DATAP_1 LB_DATAP_2

EXP_A_COMPI

EXP_A_ICOMPO

SDVO_TVCLKIN#

SDVO_INT#

SDVO_FLDSTALL#

MISC

SDVO_TVCLKIN

SDVO_FLDSTALL

SDVO

SDVO_RED#

SDVO_GREEN#

SDVO_BLUE#

SDVO_CLKN

SDVO_RED

SDVO_GREEN

SDVO_BLUE SDVO_CLKP

TV

LVDS VGA

TV_DCONSEL0 TV_DCONSEL1

Calistoga-GSE_FCBGA998

SDVO_INT

TV_DACA TV_DACB TV_DACC

TV_IREF TV_IRTNA TV_IRTNB

TV_IRTNC

R28 M28

N30 R30 T29

M30 P30 T30

P28 N32 P32 T32

N28 M32 P33 R32

A21 C20 E20 G23 B21 C21 D21

G26 J26

PEGCOMP

+1.5VS

1 2

Disable TV

R190R190

24.9_0402_1% 24.9_0402_1%

+1.5VS_PCIE

A A

Security Classification

2006/08/18 2007/8/18

Issued Date

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/08/18 2007/8/18

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

Calistoga(3/5)-VGA/LVDS/TV

KAV60 LA-5141P

1

of

8 40Sunday, February 22, 2009

0.2

5

+VCCP

D D

C C

+VCCP

B B

A A

M25

N24 M24

W22

U22

R22

N22 M22

W21

U21

R21

N21 M21

W20

U20

R20

N20 M20

N19 M19

N18 M18

N17 M17

N16 M16

N15 M15

W14

U14

R14

N14 M14

R10

N10

M10

AB10 AA10

T25 R25 P25 N25

P24

Y22

V22

T22

P22

Y21

V21

T21

P21

Y20

V20

T20

P20

Y19 P19

Y18 P18

Y17 P17

Y16 P16

Y15 P15

Y14

V14

T14

P14

T10

P10

L10

A18

U1H

D1

VCC_NCTF1 VCC_NCTF2 VCC_NCTF3 VCC_NCTF4 VCC_NCTF5 VCC_NCTF6 VCC_NCTF7 VCC_NCTF8 VCC_NCTF9 VCC_NCTF10 VCC_NCTF11 VCC_NCTF12 VCC_NCTF13 VCC_NCTF14 VCC_NCTF15 VCC_NCTF16 VCC_NCTF17 VCC_NCTF18 VCC_NCTF19 VCC_NCTF20 VCC_NCTF21 VCC_NCTF22 VCC_NCTF23 VCC_NCTF24 VCC_NCTF25 VCC_NCTF26 VCC_NCTF27 VCC_NCTF28 VCC_NCTF29 VCC_NCTF30 VCC_NCTF31 VCC_NCTF32 VCC_NCTF33 VCC_NCTF34 VCC_NCTF35 VCC_NCTF36 VCC_NCTF37 VCC_NCTF38 VCC_NCTF39 VCC_NCTF40 VCC_NCTF41 VCC_NCTF42 VCC_NCTF43 VCC_NCTF44 VCC_NCTF45 VCC_NCTF46 VCC_NCTF47 VCC_NCTF48 VCC_NCTF49 VCC_NCTF50 VCC_NCTF51 VCC_NCTF52 VCC_NCTF53 VCC_NCTF54 VCC_NCTF55 VCC_NCTF56 VCC_NCTF57 VCC_NCTF58 VCC_NCTF59 VCC_NCTF60 VCC_NCTF61 VCC_NCTF62 VCC_NCTF63 VCC_NCTF64

VTT_NCTF1 VTT_NCTF2 VTT_NCTF3 VTT_NCTF4 VTT_NCTF5 VTT_NCTF6

RSVD_3 RSVD_4 RSVD_5 RSVD_6

NCTF

Calistoga-GS E_FCBGA9 98

4

VCCAUX_NCTF1 VCCAUX_NCTF2 VCCAUX_NCTF3 VCCAUX_NCTF4 VCCAUX_NCTF5 VCCAUX_NCTF6 VCCAUX_NCTF7 VCCAUX_NCTF8

VCCAUX_NCTF9 VCCAUX_NCTF10 VCCAUX_NCTF11 VCCAUX_NCTF12 VCCAUX_NCTF13 VCCAUX_NCTF14 VCCAUX_NCTF15 VCCAUX_NCTF16 VCCAUX_NCTF17 VCCAUX_NCTF18 VCCAUX_NCTF19 VCCAUX_NCTF20 VCCAUX_NCTF21 VCCAUX_NCTF22 VCCAUX_NCTF23 VCCAUX_NCTF24 VCCAUX_NCTF25 VCCAUX_NCTF26 VCCAUX_NCTF27 VCCAUX_NCTF28 VCCAUX_NCTF29 VCCAUX_NCTF30 VCCAUX_NCTF31 VCCAUX_NCTF32 VCCAUX_NCTF33 VCCAUX_NCTF34 VCCAUX_NCTF35 VCCAUX_NCTF36 VCCAUX_NCTF37 VCCAUX_NCTF38

VSS_NCTF1 VSS_NCTF2 VSS_NCTF3 VSS_NCTF4 VSS_NCTF5 VSS_NCTF6 VSS_NCTF7 VSS_NCTF8

VSS_NCTF9 VSS_NCTF10 VSS_NCTF11 VSS_NCTF12 VSS_NCTF13 VSS_NCTF14 VSS_NCTF15 VSS_NCTF16 VSS_NCTF17 VSS_NCTF18 VSS_NCTF19

CFG_19

RESERVED10 RESERVED11 RESERVED12 RESERVED13 RESERVED14 RESERVED15 RESERVED16 RESERVED17 RESERVED18 RESERVED19 RESERVED20 RESERVED21 RESERVED22 RESERVED23 RESERVED24 RESERVED25

AD25 AC25 AB25 AD24 AC24 AD22 AD21 AD20 AD19 AD18 AD17 AD16 AD15 AD14 K14 AD13 Y13 W13 V13 U13 T13 R13 P13 N13 M13 AD12 Y12 W12 V12 U12 T12 R12 P12 N12 M12 AD11 AD10 K10 AN33 AA25 V25 U25 AA22 AA21 AA20 AA19 AA18 AA17 AA16 AA15 AA14 AA13 A4 A33 B2 AN1 C1

K28

K25 K26 R24 T24 K21 K19 K20 K24 K22 J17 K23 K17 K12 K13 K16 K15

+1.5VS

3

U1E

AH33

VSS_1

Y33 V33 R33

G33

AK32

AG32

AE32 AC32 AA32

U32 H32 E32 C32

AM31

AJ31

AA31

U31 T31 R31 P31 N31

M31

J31 F31

AL30

AG30

AE30 AC30 AA30

Y30

V30 U30 G30

E30

B30

AA29

U29 R29

P29 N29 M29 H29

E29

B29

AK28 AH28 AE28 AA28

U28

T28

J28 D28

AM27

AF27 AB27 AA27

Y27 U27

T27 R27

P27 N27 M27 G27

E27 C27

B27

AL26

AH26

W26

U26

AN25 AK25

AG25

AE25

J25 G25

A25 H23

F23

B23

AM22

AJ22

AF22

G22

E22

J21 H21

F21

AM20

AK20 AH20 AF20

D20

W19

R19

AM18

AH18 AF18

U18 H18 D18

AK17

V17

T17

F17

B17

AH16

U16

VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 VSS_61 VSS_62 VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70 VSS_71 VSS_72 VSS_73 VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81 VSS_82 VSS_83 VSS_84 VSS_85 VSS_86 VSS_87 VSS_88 VSS_89 VSS_90 VSS_91 VSS_92 VSS_93 VSS_94 VSS_95 VSS_96 VSS_97 VSS_98 VSS_99 VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110

VSS

Calistoga-GS E_FCBGA9 98

VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185

J16 AL15 AG15 W15 R15 F15 D15 AM14 AH14 AE14 H14 B14 F13 D13 AL12 AG12 H12 B12 AN11 AJ11 AE11 AM9 AJ9 AB9 W9 R9 M9 J9 F9 C9 A9 AL8 AG8 AE8 U8 AA7 V7 R7 N7 H7 E7 B7 AL6 AG6 AE6 AB6 W6 T6 M6 K6 AN5 AJ5 B5 AA4 V4 R4 N4 K4 H4 E4 AL3 AD3 W3 T3 B3 AK2 AH2 AF2 AB2 M2 K2 H2 F2 V1 R1

2

U1G

W33

NC1

AM33

NC2

AL33

NC3

C33

NC4

B33

NC5

AN32

NC6

A32

NC7

AN31

NC8

W28

NC9

V27

NC10

W29

NC11

J24

NC12

H24

NC13

W32

NC14

G24

NC15

F24

NC16

E24

NC17

D24

NC18

K33

NC19

A31

NC20

E21

NC21

C23

NC22

AN19

NC23

AM19

NC24

AL19

NC25

AK19

NC26

AJ19

NC27

AH19

NC28

AN3

NC29

Y9

NC30

J19

NC31

H19

NC32

G19

NC33

F19

NC34

E19

NC35

D19

NC36

C19

NC37

B19

NC38

A19

NC39

Y8

NC40

G16

NC41

F16

NC42

E16

NC43

D16

NC44

C16

NC45

B16

NC46

AN2

NC47

A16

NC48

Y7

NC49

AM4

NC50

AF4

NC51

AD4

NC52

AL4

NC53

AK4

NC54

W31

NC55

AJ4

NC56

AH4

NC57

AG4

NC58

AE4

NC59

AM1

NC60

Calistoga-GS E_FCBGA9 98

NC

RESERVED26 RESERVED27 RESERVED28 RESERVED29 RESERVED30 RESERVED31 RESERVED32 RESERVED33 RESERVED34 RESERVED35 RESERVED36 RESERVED37 RESERVED38 RESERVED39 RESERVED40 RESERVED41 RESERVED42

1

NC61 NC62 NC63 NC64 NC65 NC66 NC67 NC68 NC69 NC70 NC71 NC72

W30 Y6 AL1 Y5 Y10 W10 W25 V24 U24 V10 U10 K18

Y25 Y24 AB22 AB21 AB19 AB16 AB14 AA12 W24 AA24 AB24 AB20 AB18 AB15 AB13 AB12 AB17

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

Calistoga(4/5)-PWR/GND

KAV60 LA-5141P

9 40Thursday, January 22, 2009

1

0.2

of

+VCCP

C37

220U_B2_2.5VM_R35

D D

C C

220U_B2_2.5VM_R35

R168

10_0402_5%

To be confirmed 11/14

add net name(+VCCP_D) 20mil 12/10

B B

A A

5

2940mA

1

+

C41C41

C39C39

2

10U_0805_10V4Z 10U_0805_10V4Z

+VCCP

D15

D15 @

@

RB751V-40TE17_SOD323-2

1 2

+VCCP_D

12

+2.5VS

@

5

1

C261C261

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

0.47U_0603_16V4Z 0.47U_0603_16V4Z

1

C265C265

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

0.47U_0603_16V4Z

1

+

C40

2

220U_B2_2.5VM_R35

1

2

C281C281

C266C266

C25

1 2

C22

1 2

1

2

4.7U_0805_6.3V6K 4.7U_0805_6.3V6K

C283C283

1

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1250mA

10mil

780mA

10mil

C276C276

4.7U_0805_6.3V6K 4.7U_0805_6.3V6K

10mil

2

1

+1.5VS

C250C250

0.1U_0402_16V4Z 0.1U_0402_16V4Z

+VCCP

1

2

1

2

U4_A14

U4_A7

U4_AA1 U4_F1

2

C248

0.47U_0603_16V4Z

1

10mil

M26

W18

W17

W16

AD33 AD32 AD31 AD30 AD29 AD28 AD27 AC27 AD26 AC26 AB26 AE19 AE18

AF17

AE17

AF16

AE16

AF15

AE15

AE9 AD9

AD8 AD7 AD6

AA1

T26 R26 P26 N26

V19 U19 T19

V18 T18 R18

U17 R17

V16 T16 R16 V15 U15 T15

J14 J10 H10

A14 D10

U9

P9 L9 D9 P8 L8 D8 P7 L7 D7 A7 P6 L6

G6

D6 U5 P5 L5

G5

D5 Y4 U4 P4 L4

G4

D4 Y3 U3 P3 L3

G3

D3 Y2 U2 P2 L2

G2

D2

F1

U1D

VCC0 VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21

VCCAUX1 VCCAUX2 VCCAUX3 VCCAUX4 VCCAUX5 VCCAUX6 VCCAUX7 VCCAUX8 VCCAUX9 VCCAUX10 VCCAUX11 VCCAUX12 VCCAUX13 VCCAUX14 VCCAUX15 VCCAUX16 VCCAUX17 VCCAUX18 VCCAUX19 VCCAUX20 VCCAUX21 VCCAUX22 VCCAUX23 VCCAUX24 VCCAUX25 VCCAUX26 VCCAUX27 VCCAUX28

VTT0 VTT1 VTT2 VTT3 VTT4 VTT5 VTT6 VTT7 VTT8 VTT9 VTT10 VTT11 VTT12 VTT13 VTT14 VTT15 VTT16 VTT17 VTT18 VTT19 VTT20 VTT21 VTT22 VTT23 VTT24 VTT25 VTT26 VTT27 VTT28 VTT29 VTT30 VTT31 VTT32 VTT33 VTT34 VTT36 VTT35 VTT37 VTT38 VTT39 VTT40

4

VCCATVDACA0 VCCATVDACA1 VCCATVDACB0

VCCATVDACB1 VCCATVDACC0 VCCATVDACC1

VCCATVBG VSSATVBG

VCCDTVDAC

VCCDQTVDAC

VCCDLVDS0 VCCDLVDS1 VCCDLVDS2

VCCAMPLL

VCCAHPLL VCCADPLLA VCCADPLLB

POWER

VCCDHMPLL1 VCCDHMPLL2

VCCTXLVDS0 VCCTXLVDS1

VCCA3GPLL

VCCA3GBG VSSA3GBG

VCCSYNC VCCACRTDAC0 VCCACRTDAC1

VSSACRTDAC

VCCALVDS

VSSALVDS

Calistoga-GS E_FCBGA9 98

4

VCCHV0 VCCHV1 VCCHV2 VCCSM0 VCCSM1 VCCSM2 VCCSM3 VCCSM4 VCCSM5 VCCSM6 VCCSM7 VCCSM8

VCCSM9 VCCSM10 VCCSM11 VCCSM12 VCCSM13 VCCSM14 VCCSM15 VCCSM16 VCCSM17 VCCSM18 VCCSM19 VCCSM20 VCCSM21 VCCSM22 VCCSM23 VCCSM24 VCCSM25 VCCSM26 VCCSM27 VCCSM28 VCCSM29 VCCSM30 VCCSM31 VCCSM32 VCCSM33 VCCSM34 VCCSM35 VCCSM36 VCCSM37 VCCSM38 VCCSM39 VCCSM40 VCCSM41 VCCSM42 VCCSM43 VCCSM44 VCCSM45 VCCSM46 VCCSM47 VCCSM48 VCCSM49 VCCSM50 VCCSM51

VCC3G0 VCC3G1

VTT41 VTT42 VTT43 VTT44 VTT45

B20 A20 B22 A22 D22 C22 D23 E23 F20 F22 C28 B28 A28 E26 D26 C26 AB33 AM32 AN29 AM29 AL29 AK29 AJ29 AH29 AG29 AF29 AE29 AN24 AM24 AL24 AK24 AJ24 AH24 AG24 AF24 AE24 AN18 AN16 AM16 AL16 AK16 AJ16 AN13 AM13 AL13 AK13 AJ13 AH13 AG13 AF13 AE13 AN4 AM10 AL10 AK10 AH1 AH10 AG10 AF10 AE10 AN7 AM7 AL7 AK7 AJ7 AH7 AN10 AJ10 AD1 AD2 B26 J32 AE5 AD5 D29 C29 U33 T33 V26 N33 M33 J23 C24 B24 B25 B31 B32

P1 L1 G1 U1 Y1

+1.5VS

400mA

2mA

10mA

144mA

20mA

40mA

U4_AB33 U4_AM32

10mil

+1.5VS_MPLL +1.5VS_HPLL +1.5VS_DPLLA +1.5VS_DPLLB +1.5VS

+2.5VS

+1.5VS_3GPLL +2.5VS

+2.5VS_CRTDAC

+2.5VS

3

2

Disable TV

+1.5VS

+3VS

10mil

C54

150mA

60mA

10mil

1

C286C286

C318C318

1U_0603_10V6K

2

1U_0603_10V6K 1U_0603_10V6K

1

C319

C319 1U_0402_6.3V4Z

1U_0402_6.3V4Z

2

1

C329C329

2

1

1U_0603_10V6K 1U_0603_10V6K

2

45mA 45mA

50mA 50mA

Route +2.5VS from GMCH pinN33 to decoupling cap <200mil to the edge.

1

C23C23

2

C239C239

10U_0805_10V4Z 10U_0805_10V4Z

0.1U_0402_16V4Z 0.1U_0402_16V4Z

+1.8V

533 MTS=1720mA

1

C288

2

1U_0603_10V6K

1

C330C330

C293C293

2

4.7U_0603_6.3V6M 4.7U_0603_6.3V6M

C267

400mA

CRTDAC: Route FB

70mA 70mA

1

+VCCP

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

1

2

C241C241

0.022U_0402_16V7K 0.022U_0402_16V7K

3

within 3" of Calis toga

R172

12

10_0603_5%

1

C244C244

C242C242

2

10U_0805_10V4Z 10U_0805_10V4Z

0.1U_0402_16V4Z 0.1U_0402_16V4Z

Route VSSACRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.

2006/08/18 2007/8/18

+2.5VS

1

C24C24

2

C235C235

10U_0805_10V4Z 10U_0805_10V4Z

0.1U_0402_16V4Z 0.1U_0402_16V4Z

C268

220U_B2_2.5VM_R35

Co-layout with C249 add C268 01/22

+2.5VS

1

2

0.1U_0402_16V4Z

+2.5VS

C254

@

1

C256C256

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

Compal Secret Data

Deciphered Date

@

1

C245C245

2

10U_0805_10V4Z 10U_0805_10V4Z

1

+

2

1

2

10U_0805_10V4Z

2

PCI-E/MEM/PSB PLL decoupling

R210

+1.5VS_3GPLL

1

C277C277

C278

2

10U_0805_10V4Z

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

C48C48

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

0.1U_0402_16V4Z

C257

1

2

45mA Max.

R45

R45 0_0603_5%

0_0603_5%

12

1

C52C52

2

10U_0805_10V4Z 10U_0805_10V4Z

L20

1

FBM-L10-160808-301-T_0603

2

+1.5VS_MPLL

change C249 BOM structure(@) 01/23

Del C249 02/18

+1.5VS_PCIE

1

C253C253

2

10U_0805_10V4Z 10U_0805_10V4Z

C259

220U_B2_2.5VM_R35

R177

1

2

0_0805_5%

1

+

2

Title

Size Document Number Rev

Custom

Date: Sheet

R210

12

0_0603_5%

+1.5VS

+1.5VS +1.5VS

+1.5VS

+2.5VS

1

C260C260

2

4.7U_0805_6.3V6K 4.7U_0805_6.3V6K

close pin C29/D29

Compal Electronics, Inc.

Calistoga(5/5)-PWR/GND

1

+1.5VS+1.5VS_3GPLL

+1.5VS

1

@

C287

2

0.1U_0402_16V4Z

1

C43C43

C44C44

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

FBM-L10-160808-301-T_0603

0.1U_0402_16V4Z

330U_D2_2.5VY_R9M

C236

1

2

1

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

45mA Max.

R38

R38 0_0603_5%

0_0603_5%

1

2

10U_0805_10V4Z 10U_0805_10V4Z

40mA Max.40mA Max.

L2

1

C13

+

2

+2.5VS

1

C237C237

2

0.01U_0402_25V7K 0.01U_0402_25V7K

+1.5VS_HPLL

+1.5VS_DPLLA+1.5VS_DPLLB

C247C247

close pin B31

KAV60 LA-5141P

10 40Wednesday, February 18, 2009

1

12

+1.5VS

2

1

C246C246

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

0.2

of

5

DDR_A_DQS#[0..7](7)

DDR_A_D[0..63](7)

DDR_A_DM[0..7](7)

DDR_A_DQS[0..7](7)

DDR_A_MA[0..13](7)

D D

+1.8V

2

C89

C90

C91

1

+

@

C61

2

220U_B2_2.5VM_R35

C C

+0.9VS

1

C84C84

C79C79

2

B B

A A

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

DDR_A_MA0 DDR_A_MA13 DDR_CS0# M_ODT0

DDR_A_MA1 DDR_A_MA3 DDR_A_MA5 DDR_A_CAS#

DDR_A_WE# DDR_A_BS0 M_ODT1 DDR_CS1#

1

2.2U_0603_6.3V6K

1

C69C69

C68C68

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9VS

1

C81C81

C104C104

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

RP1

1 8 2 7 3 6 4 5

56_0804_8P4R_5%

RP2

1 8 2 7 3 6 4 5

56_0804_8P4R_5%

RP3

1 8 2 7 3 6 4 5

56_0804_8P4R_5%

C103C103

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2.2U_0603_6.3V6K

1

2

+0.9VS

1

C88C88

0.1U_0402_16V4Z 0.1U_0402_16V4Z

C102C102

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

C71C71

C70C70

1

2.2U_0603_6.3V6K 2.2U_0603_6.3V6K

1

C87C87

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

C83C83

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

RP5

18 27 36 45

56_0804_8P4R_5%

RP6

18 27 36 45

56_0804_8P4R_5%

RP4

18 27 36 45

56_0804_8P4R_5%

2

1

2.2U_0603_6.3V6K 2.2U_0603_6.3V6K

1

C82

C101C101

2

0.1U_0402_16V4Z

DDR_A_RAS#

DDR_A_MA4 DDR_A_MA2

DDR_A_BS1

DDR_CKE1 DDR_A_MA7 DDR_A_MA6

DDR_A_MA11

DDR_A_MA12

DDR_A_MA9 DDR_A_MA8

DDR_A_MA10

Layout Note: Place near JDIM1

1

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

4

+1.8V

12

R41

1K_0402_1%

12

R43

1K_0402_1%

+DIMM_VREF

Share +DIMM_VREF for

1.DDRII VREF

2.GMCH SM_VREF_0 SM_VREF_1

20mils

1

C86

0.1U_0402_16V4Z

2

For EMI DDR issue

del C94 C95 01/22

1

C78C78

C99C99

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

C80C80

C100C100

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

add JDIM1 pin 200 and pin 201 to GND 01/20

return the H5.2 pootprint 11/24

C361

+3VS

1

2

Layout Note: Place these resistor closely DIMMA,all trace length<750 mil

3

+DIMM_VREF

1

2

0.1U_0402_16V4Z

C92

2.2U_0603_6.3V6K

CLK_SMBDATA (12,19)

DDR_A_BS2(7)

DDR_A_BS0(7) DDR_A_WE#(7)

DDR_A_CAS#(7)

CLK_SMBCLK (12,19)

+DIMM_VREF

DDR_CKE0(6)

DDR_CS1#(6)

M_ODT1(6)

DDR_A_D0 DDR_A_D1

DDR_A_DQS#0 DDR_A_DQS0

DDR_A_D2 DDR_A_D3

DDR_A_D9 DDR_A_D8

DDR_A_DQS#1 DDR_A_DQS1

DDR_A_D10 DDR_A_D11

DDR_A_D16 DDR_A_D17

DDR_A_DQS#2 DDR_A_DQS2

DDR_A_D18 DDR_A_D19

DDR_A_D24 DDR_A_D25

DDR_A_DM3

DDR_A_D26 DDR_A_D27

DDR_CKE0

DDR_A_BS2

DDR_A_MA12 DDR_A_MA9 DDR_A_MA8

DDR_A_MA5 DDR_A_MA3 DDR_A_MA1

DDR_A_MA10 DDR_A_BS0 DDR_A_WE#

DDR_A_CAS# DDR_CS1#

M_ODT1

DDR_A_D32 DDR_A_D33

DDR_A_DQS#4 DDR_A_DQS4

DDR_A_D34 DDR_A_D35

DDR_A_D40 DDR_A_D41

DDR_A_DM5

DDR_A_D42 DDR_A_D43

DDR_A_D48 DDR_A_D49

DDR_A_DQS#6 DDR_A_DQS6

DDR_A_D50 DDR_A_D51

DDR_A_D56 DDR_A_D57

DDR_A_DM7

DDR_A_D58 DDR_A_D59

CLK_SMBDATA CLK_SMBCLK

+3VS

change DIMMA from H5.2 to H4 11/17

2

+1.8V +1.8V

JDIM1

1

VREF

3

VSS

5

DQ0

7

DQ1

9

VSS

11

DQS0#

13

DQS0

15

VSS

17

DQ2

19

DQ3

21

VSS

23

DQ8

25

DQ9

27

VSS

29

DQS1#

31

DQS1

33

VSS

35

DQ10

37

DQ11

39

VSS

41

VSS

43

DQ16

45

DQ17

47

VSS

49

DQS2#

51

DQS2

53

VSS

55

DQ18

57

DQ19

59

VSS

61

DQ24

63

DQ25

65

VSS

67

DM3

69

NC

71

VSS

73

DQ26

75

DQ27

77

VSS

79

CKE0

81

VDD

83

NC

85

BA2

87

VDD

89

A12

91

A9

93

A8

95

VDD

97

A5

99

A3

101

A1

103

VDD

105

A10/AP

107

BA0

109

WE#

111

VDD

113

CAS#

115

NC/S1#

117

VDD

119

NC/ODT1

121

VSS

123

DQ32

125

DQ33

127

VSS

129

DQS4#

131

DQS4

133

VSS

135

DQ34

137

DQ35

139

VSS

141

DQ40

143

DQ41

145

VSS

147

DM5

149

VSS

151

DQ42

153

DQ43

155

VSS

157

DQ48

159

DQ49

161

VSS

163

NC,TEST

165

VSS

167

DQS6#

169

DQS6

171

VSS

173

DQ50

175

DQ51

177

VSS

179

DQ56

181

DQ57

183

VSS

185

DM7

187

VSS

189

DQ58

191

DQ59

193

VSS

195

SDA

197

SCL

199

VDDSPD

201

GND

P-TWO_A5652C-A0G16

CONN@

VSS DQ4 DQ5 VSS DM0 VSS DQ6 DQ7

VSS DQ12 DQ13

VSS

DM1

VSS

CK0

CK0#

VSS DQ14 DQ15

VSS

VSS DQ20 DQ21

VSS

DM2

VSS DQ22 DQ23

VSS DQ28 DQ29

VSS

DQS3#

DQS3

VSS DQ30 DQ31

VSS

NC/CKE1

VDD

NC/A15 NC/A14

VDD

BA1 RAS#

VDD ODT0

NC/A13

VDD

VSS DQ36 DQ37

VSS

DM4

VSS DQ38 DQ39

VSS DQ44 DQ45

VSS

DQS5#

DQS5

VSS DQ46 DQ47

VSS DQ52 DQ53

VSS

CK1

CK1#

VSS

DM6

VSS DQ54 DQ55

VSS DQ60 DQ61

VSS

DQS7#

DQS7

VSS DQ62 DQ63

VSS

SAO

SA1

GND

2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40

42 44 46 48 50

NC

52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90

A11

92

A7

94

A6

96 98

A4

100

A2

102

A0

104 106 108 110

S0#

112 114 116 118 120

NC

122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200 202

DIMMA

DDR_A_D4 DDR_A_D5

DDR_A_DM0

DDR_A_D6 DDR_A_D7

DDR_A_D12 DDR_A_D13

DDR_A_DM1

M_CLK_DDR0 M_CLK_DDR#0

DDR_A_D14 DDR_A_D15

DDR_A_D20 DDR_A_D21

DDR_A_DM2

DDR_A_D22 DDR_A_D23

DDR_A_D28 DDR_A_D29

DDR_A_DQS#3 DDR_A_DQS3

DDR_A_D30 DDR_A_D31

DDR_CKE1

DDR_A_MA11 DDR_A_MA7 DDR_A_MA6

DDR_A_MA4 DDR_A_MA2 DDR_A_MA0

DDR_A_BS1 DDR_A_RAS# DDR_CS0#

M_ODT0 DDR_A_MA13

DDR_A_D36 DDR_A_D37

DDR_A_DM4

DDR_A_D38 DDR_A_D39

DDR_A_D44 DDR_A_D45

DDR_A_DQS#5 DDR_A_DQS5

DDR_A_D46 DDR_A_D47

DDR_A_D52 DDR_A_D53

M_CLK_DDR1 M_CLK_DDR#1

DDR_A_DM6

DDR_A_D54 DDR_A_D55

DDR_A_D60 DDR_A_D61

DDR_A_DQS#7 DDR_A_DQS7

DDR_A_D62 DDR_A_D63

R53 10K_0402_5%R53 10K_0402_5%

1

R52 10K_0402_5%R52 10K_0402_5%

1

R54

2 2

M_CLK_DDR0 (6) M_CLK_DDR#0 (6)

1

DDR_CKE1 (6)

DDR_A_BS1 (7) DDR_A_RAS# (7) DDR_CS0# (6)

M_ODT0 (6)

M_CLK_DDR1 (6) M_CLK_DDR#1 (6)

1

2

0_0402_5%

PM_EXTTS#0 (6)

DDR_A_BS2

DDR_CKE0

5

R159

1

56_0402_5%

56_0402_5% R160

R160

1

56_0402_5%

2

Layout Note: Place these resistor closely DIMMA,all trace length Max=1.3"

4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

2

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

Compal Electronics, Inc.

DDRII-SODIMMA

KAV60 LA-5141P

11 40Sunday, February 22, 2009

1

0.2

of

5

PCI

266

SRCCPU

MHz

MHz MHz

1000

33.30

MHz

DOT_96 MHz

USB MHz

14.318 96.0 48.0

CLKSEL1

FSA

CLKSEL0

FSC FSB REF

CLKSEL2

0

0 1000 133 33.31 14.318 96.0 48.0

0 1001 200 33.30 14.318 96.0 48.0

0 1001 166 33.31 14.318 96.0 48.0

D D

1 1000 333 33.30 14.318 96.0 48.0

1 1000 100 33.31 14.318 96.0 48.0

1 1001 400 33.30 14.318 96.0 48.0

1 1 1

change R141,R140,R147,R81,R91 R82,R97,R95,R98 BOM structure 12/29

change R141,R140,R147,R81,R91 R82,R97,R95,R98 BOM structure 01/17

C C

B B

1 = Pin24/25 : SRC_0 / SRC_0# Pin28/29 : 27M/27M_SS

For PCI2_TME:0=Overclocking of CPU and SRC allowed (ICS only) 1=Overclocking of CPU and SRC NOT allowed

A A

FSA

CPU_BSEL0(4)

CPU_BSEL1(4)

FSC

CPU_BSEL2(4)

+VCCP

R138R138

2.2K_0402_5% 2.2K_0402_5%

1 2

12

1 2

R147

R147 0_0402_5%

0_0402_5%

1 2

R91

R91 0_0402_5%

0_0402_5%

R100

R100 10K_0402_5%

10K_0402_5%

1 2

R95

R95 0_0402_5%

0_0402_5%

1 2

12

+VCCP

1 2

FSB

1 2

12

+VCCP

1 2

12

C169 27P_0402_50V8J C169 27P_0402_50V8J

14.31818MHZ_16PF_DSX840GA

1 2

C162 22P_0402_50V8J C162 22P_0402_50V8J

R140 56_0402_5%

56_0402_5%

R142

R142 1K_0402_5%

1K_0402_5%

R141 1K_0402_5%

1K_0402_5%

R81

1K_0402_5%

R86

R86 1K_0402_5%

1K_0402_5%

R82 0_0402_5%

0_0402_5%

R97

1K_0402_5%

R99

R99 1K_0402_5%

1K_0402_5%

R98 0_0402_5%

0_0402_5%

@ R140

@

<BOM Structure>R141

<BOM Structure> R81

@ R82

@

<BOM Structure> R97

@ R98

@

Reserved

del R143 and CLK_SD_48M 11/21

Change R137 from 12 ohm to 33 ohm 11/21

change R137 BOM structure 12/15 add R143 12/15

MCH_CLKSEL0 (6)

MCH_CLKSEL1 (6)

change C32 C33 C42 C45 BOM structre 12/14

del R143 12/15

change C32 from 10P to 15p ohm 02/06

add C45 for keypart 12/14

change C42,C45 from 22p to 15p 02/06

MCH_CLKSEL2 (6)

change R115,R121 from 39 ohm to 47 ohm 02/06

For ITP_EN, 0 =SRC8/SRC8#; 1 = ITP/ITP#

For PCI4_SEL, 0 = Pin24/25 : DOT96 / DOT96# Pin28/29 : LCDCLK / LCDCLK#

CLK_XTAL_IN

12

Y2

CLK_XTAL_OUT

Routing the t race at least 10mil

change C162 from 27P to 22P 01/23

5

4

add C164,C165 01/22

+3VS

+VCCP

0.1U_0402_16V4Z

L12L12

1

C159

2

FBMA-L11-201209-221LMA30T_0805 FB MA-L11-201209-221LMA30T_0805

1

C165

C164

2

0.1U_0402_16V4Z

12

47P_0402_50V8J

Close to L12

move C159 from P11 to P12 01/22

+3VS

C32

15P_0402_50V8J

1 2

R645 10K_0402_5% @R645 10K_0402_5% @

CLK_ICH_48M(17)

CLK_ICH_14M(17)

H_STP_CPU#(17)

H_STP_PCI#(17)

CLK_PCI_LPC(25)

CLK_PCI_ICH(15)

H_STP_PCI#

change R137 from 33 to 39 ohm 02/06

C33 10P_0402_50V8J

VGATE (17, 25,37)

add C32,C33,C42 for keypart 12/08

Del R129 12/14

ITP_EN PCI4_SEL PCI2_TME

R132

10K_0402_5%

1 2

4

R117

10K_0402_5%

1 2

FBMA-L11-201209-221LMA30T_0805

L11

12

47P_0402_50V8J

Close to L11

1

C851

2

SA000020K00 (Silego : SLG8SP556VTR ) SA000020H10 (ICS : ICS9LPRS387AKLFT)

+1.05VM_CK505

R137 39_0402_1% R137 39_0402_1%

1 2

33_0402_5% R101

1 2

15P_0402_50V8J

1 2

R115 47_0402_5%R115 47_0402_5%

1 2

R121 47_0402_5%R121 47_0402_5%

R109

10K_0402_5%

1 2

Del R110, R119 01/17

12

C42

C45C45

15P_0402_50V8J 15P_0402_50V 8J

+3VS

C834

+1.05VM_CK505

1

C163

10U_0805_10V4Z

2

VGATE

H_STP_CPU#

H_STP_PCI#

CLK_XTAL_IN

CLK_XTAL_OUT

+3VM_CK505

1

2

+3VM_CK505

FSA

FSB

FSC

PCI2_TME

PCI4_SEL

ITP_EN

3

1

C151

10U_0805_10V4Z

2

1

C198

0.1U_0402_16V4Z

2

1

C181

0.1U_0402_16V4Z

2

1

C152

0.1U_0402_16V4Z

2

U11

55

VDD_SRC

6

VDD_REF

12

VDD_PCI

72

VDD_CPU

19

VDD_48

27

VDD_PLL3

66

VDD_CPU_IO

31

VDD_PLL3_IO

62

VDD_SRC_IO

52

VDD_SRC_IO

23

VDD_IO

38

VDD_SRC_IO

20

USB_0/FS_A

2

FS_B/TEST_MODE

7

REF_0/FS_C/TEST_

8

REF_1

1

CKPWRGD/PD#

11

NC

53

CPU_STOP#

54

PCI_STOP#

5

XTAL_IN

4

XTAL_OUT

13

PCI_1

14

PCI_2

15

PCI_3

16

PCI_4/SEL_LCDCL

17

PCIF_5/ITP_EN

18

VSS_PCI

3

VSS_REF

22

VSS_48

26

VSS_IO

69

VSS_CPU

30

VSS_PLL3

34

VSS_SRC

59

VSS_SRC

42

VSS_SRC

73

VSS

SLG8SP556VTR_QFN72_10X10

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

1

C175

0.1U_0402_16V4Z

2

1

C153

0.1U_0402_16V4Z

2

SRC_0#/DOT_96#

LCDCLK#/27M_SS

SRC_8#/CPU_ITP#

USB_1/CLKREQ_A#

2007/10/15 2007/8/18

CPU_0

CPU_0#

CPU_1

CPU_1#

SRC_0/DOT_96

LCDCLK/27M

SRC_2

SRC_2#

SRC_3

SRC_3#

SRC_4

SRC_4#

SRC_6

SRC_6#

SRC_7

SRC_7#

SRC_8/CPU_ITP

SRC_9

SRC_9#

SRC_10

SRC_10#

SRC_11

SRC_11#

CLKREQ_3#

CLKREQ_4#

CLKREQ_6#

CLKREQ_7#

CLKREQ_9#

SLKREQ_10#

CLKREQ_11#

1

C197

0.1U_0402_16V4Z

2

1

C167

0.1U_0402_16V4Z

2

CLK_SMBDATA

9

SDA

CLK_SMBCLK

10

SCL

CLK_CPU_BCLK

71

CLK_CPU_BCLK#

70

CLK_MCH_BCLK

68

CLK_MCH_BCLK#

67

CLK_MCH_DREFCLK

24

CLK_MCH_DREFCLK#

25

MCH_SSCDREFCLK

28

MCH_SSCDREFCLK#

29

CLK_PCIE_SATA

32

CLK_PCIE_SATA#

33

CLK_MCH_3GPLL

35

CLK_MCH_3GPLL#

36

CLK_PCIE_CARD

39

CLK_PCIE_CARD#

40

CLK_PCIE_WLAN

57

CLK_PCIE_WLAN#

56

CLK_PCIE_WWAN

61

CLK_PCIE_WWAN#

60

64

63

CLK_PCIE_LAN

44

CLK_PCIE_LAN#

45

CLK_PCIE_ICH

50

CLK_PCIE_ICH#

51

48

47

MCH_CLKREQ#

37

41

WLAN_CLKREQ#

58

WW AN_CLKREQ#

65

43

49

46

SATA_CLKREQ#

21

Compal Secret Data

1

C199

0.1U_0402_16V4Z

2

1

2

Deciphered Date

2

C189

0.1U_0402_16V4Z

2

0.1U_0402_16V4Z

1

C155

0.1U_0402_16V4Z

2

0.1U_0402_16V4Z

1

C200

2

1

2

ICH_SMBDATA(17)

ICH_SMBCLK(17)

add R149,R150 11/20

CLK_SMBDATA (11,19)

CLK_SMBCLK (11,19)

CLK_CPU_BCLK (4)

CLK_CPU_BCLK# (4)

CLK_MCH_BCLK (6)

CLK_MCH_BCLK# (6)

CLK_MCH_DREFCLK (6)

CLK_MCH_DREFCLK# (6)

MCH_SSCDREFCLK (6)

MCH_SSCDREFCLK# (6)

CLK_PCIE_SATA (16)

CLK_PCIE_SATA# (16)

CLK_MCH_3GPLL (8)

CLK_MCH_3GPLL# (8)

CLK_PCIE_CARD (27)

CLK_PCIE_CARD# (27)

CLK_PCIE_WLAN (19)

CLK_PCIE_WLAN# (19)

CLK_PCIE_WWAN (19)

CLK_PCIE_WWAN# (19)

CLK_PCIE_LAN (24)

CLK_PCIE_LAN# (24)

CLK_PCIE_ICH (17)

CLK_PCIE_ICH# (17)

MCH_CLKREQ# (6)

WLAN_CLKREQ# (19)

WW AN_CLKREQ# (19)

SATA_CLKREQ# (17)

1

C154

change R112,R108,Q10A,Q10B BOM structure 11/20

+3VS

R112

@

Q10A 2N7002DW-T/R7_SOT363-6 @ Q10A 2N7002DW-T/ R7_SOT363-6 @

2

5

Q10B 2N7002DW-T/R7_SOT363-6 @ Q10B 2N7002DW-T/R7_SOT363-6 @

4

+3VS

R150 0_0402_5%R150 0_0402_5%

1 2

6 1

3

1 2

R149

R149 0_0402_5%

0_0402_5%

2.2K_0402_5%

SRC PORT LIST

PORT

SRC0 SRC2 SRC3 SRC4 SRC6 SRC7 SRC8 SRC9 PCIE_LAN SRC10 SRC11

MCH_CLKREQ# SATA_CLKREQ# WLAN_CLKREQ# WW AN_CLKREQ#

DEVICE

MCH_DREFCLK SATA HDD MCH_3GPLL PCIE_CARDREADER PCIE_WLAN PCIE_WWAN

PCIE_ICH

R139 10K_0402_5%R139 10K_0402_5% R111 10K_0402_5%R111 10K_0402_5% R84 10K_0402_5%R84 10K_0402_5% R85 10K_0402_5%R85 10K_0402_5%

REQ PORT LIST

DEVICE PORT

REQ_3# REQ_4# REQ_6# REQ_7# REQ_9# REQ_10# REQ_11# REQ_A#

Compal Electronics, Inc.

Title

Size Document Num ber Rev

Date: Sheet

Compal Electronics, Inc.

Clock Generator CK505

MCH_3GPLL

PCIE_WLAN PCIE_WWAN

SATA

KAV60 LA-5141P

1

@

R108

2.2K_0402_5%

CLK_SMBDATA

CLK_SMBCLK

12 12 12 12

of

12 40Sunday, February 22, 2009

of

12 40Sunday, February 22, 2009

of

12 40Sunday, February 22, 2009

+3VS

0.2

5

LCD POWER CIRCUIT

4

3

2

1

CMOS Camera CONN

+LCDVDD

12

R563

300_0603_5%

D D

restore R563,Q31 BOM structure 11/20

300_0603_5%

Q31

2N7002W-T/R7_SOT323-3

+LCDVDD_R

13

D

S

+3VS

2

G

1/3 Change

R564

100K_0402_5%

1 2

R565 4.7K_0402_5% R565 4.7K_0402_5%

1

2

12

+LCDVDD

C668C668

0.1U_0402_16V4Z 0.1U_0402_16V4Z

C671

0.047U_0402_16V4Z

1

2

AO3413_SOT23

Q30

D

1 3

1

C669

4.7U_0805_10V4Z

2

+3VS

S

G

W=20milsW=20mils

@

1

C670

4.7U_0603_6.3V6K

2

change BOM structure 11/14

J13

+3VS

J13

1 12

JUMP_43X39

@

reserve +3VALW 11/16

del +3VALW 11/17

2

+CAM_VCC

0.1U_0402_16V4Z 0.1U_0402_16V4Z

change +3VS to +CAM_VCC 11/16

1

C3C3

2

del JP1 11/26

13

Q68

Q68 DTC115EUA_SC70-3

GMCH_ENVDD(8)

C C

2

DTC115EUA_SC70-3

change to JAQ10 circuit 11/14

change +3VS to +CAM_VCC 11/16

return D2 pin define 12/08

SWAP D2 pin define 12/05

D2

USB20_P1

+CAM_VCC

D2

6

CH3

5

Vp

4

CH4

CM1293-04SO_SOT23-6

CH2

Vn

CH1

3

2

USB20_N1

1

LCD/PANEL BD. Conn.

change JLVDS1 Conn form 20 pin to 30 pin 11/26

JLVDS1

112

3

5

7

7 9910 111112

13

14

13

15

16

15

17

18

17

19

20

19

21

22

23

24

23

25

26

27

28

29

30

31

GND1

32

GND2

ACES_88242-3001

CONN@

DMIC_CLK_R DMIC_DATA_R

2 4

4

6

8

10 12 14 16 18 20 22 24 26 28 30

12

LVDS_A1 LVDS_A1#

LVDS_A0 LVDS_A0#

LVDS_A2 LVDS_A2#

LVDS_ACLK LVDS_ACLK#

BKOFF# INVT_PW M

INVT_PW M +LCDVDD_L

2

C5

1000P_0402_50V7KC51000P_0402_50V7K

1

(20 MIL)

LVDS_A1(8)

LVDS camera

B B

280mA

+LCDVDD

For panel ADJ

LVDS_A1#(8)

LVDS_A0(8) LVDS_A0#(8)

LVDS_A2(8) LVDS_A2#(8)

LVDS_ACLK(8) LVDS_ACLK#(8)

BKOFF#(25)

INVT_PW M(25)

L6 FBMA-L11-201209-221LMA30T_0805 L6 FBMA-L11-201209-221LMA30T_0805

combine the DMIC Conn and Camera Conn 11/26

SWAP JLVDS1 12/02

move R441,R438 form P13 to P20 12/02

USB20_N1_1 USB20_P1_1

DMIC_CLK_R DMIC_DATA_R

LVDS_SDA LVDS_SCL

+LEDVDD

FBMA-L11-201209-221LMA30T_0805

2

C368

C368 330P_0402_50V7K

330P_0402_50V7K

1

+CAM_VCC

+3VS

L7

12

DMIC_CLK_R (20) DMIC_DATA_R (20)

1

C362

C362 100P_0402_50V8J

100P_0402_50V8J

2

DMIC

B+

400mA

C362 L7 12/05

+3VS

USB20_N1(17)

USB20_P1(17)

USB20_N1 USB20_N1_1

USB20_P1 USB20_P1_1

del L8,R145,R146 02/20

change D2 P/N from SC300000O00 to SC300000B00 and BOM structure 12/22

R44

2

add C5 for keypart 12/08

PJDLC05_SOT23-3

For ESD 10/11

A A

D17

3

1

2

C603

C603 47P_0402_50V8J

47P_0402_50V8J

1

LVDS_SCL

LVDS_SDA

change C603 from 220P to 100P 01/23

R44

10K_0402_5%

R42

10K_0402_5%

1 2

10K_0402_5%

1 2

LVDS_SCL (8)

LVDS_SDA (8)

change C603 from 100P to 47P 01/23

Security Classification

change D17 P/N from SCA00000700 to SCA00000A00 and BOM structure 12/22

5

4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

LVDS/Camera/DMIC conn

KAV60 LA-5141P

13 40Sunday, February 22, 2009

1

0.2

of

A

B

C

D

E

change D3,D4 P/N from SCA00000G00 to SCA00000A00 and BOM structure 12/22

1 1

Place closed to chipset

GMCH_CRT_R(8)

GMCH_CRT_G(8)

GMCH_CRT_B(8 )

2 2

GMCH_CRT_HSYNC(8)

Place closed to chipset

GMCH_CRT_VSYNC(8)

R5

12

150_0402_1%

12

R19

R13

150_0402_1%

1

2

C38 0.1U_0402_16V4Z C38 0.1U_0402_16V4Z

1

C234 0.1U_0402_16V4Z C234 0.1U_0402_16V4Z

+CRT_VCC change to +5VS 11/14

+5VS

1

5

U15

P

4

OE#

A 2 Y

G

SN74AHCT1G125DCKR_SC70-5

3

+5VS

2

1

5

U4

P

4

OE#

A 2 Y

G

SN74AHCT1G125DCKR_SC70-5

3

CRT_HSYNC_1

CRT_VSYNC_1

1

C30

C12

2

10P_0402_50V8J

1

C35

2

10P_0402_50V8J

change L5,L19(BK61608LL121-T0603) to R281,R287(39_0402) 11/14

L1

BK1608LL121-T 0603

1

L3

BK1608LL121-T 0603

1

L4

BK1608LL121-T 0603

1

2

1

2

R281 39_0402_5%R281 39_0402_5%

1

2

R287 39_0402_5%R287 39_0402_5%

10P_0402_50V8J

2

C7

10P_0402_50V8J

1

C232

2

1

2

1

2

1

C20

C20 10P_0402_50V8J

10P_0402_50V8J

2

C31

C31 10P_0402_50V8J

10P_0402_50V8J

PJDLC05_SOT23-3

CRT PORT

+5VS

+3VS

12

3 3

2.2K_0402_5%

GMCH_CRT_DATA(8)

GMCH_CRT_CLK(8)

R165

12

2.2K_0402_5%

R163

+3VS

2.2K_0402_5%

5

4

2

Q14B

2N7002DW-T/R7_SOT363-6

61

Q14A

Q14A 2N7002DW-T/R7_SOT363-6

2N7002DW-T/R7_SOT363-6

+CRT_VCC

12

R16

12

R164

2.2K_0402_5%

3

VGA_DDC_DAT

VGA_DDC_CLK

D6

W=40mils

2 1

RB491D_SC59-3

RED

VGA_DDC_DAT GREEN

JVGA_HS BLUE

JVGA_VS

VGA_DDC_CLK

1

C400

C400 100P_0402_50V8J

100P_0402_50V8J

2

+CRT_VCC

C36

0.1U_0402_16V4Z

1

Close to CRT CONN for ESD.

2

3

1

D4

PJDLC05_SOT23-3

GREEN

RED

BLUE

1

2

JVGA_HS

JVGA_VS

D3

C29

C29 10P_0402_50V8J

10P_0402_50V8J

2

3

1

change JCRT1 Conn to SP010811273 12/04

2

JCRT1

6

11

1 7

12

2 8

16

G

13

17

G

3 9

14

4 10 15

5

SUYIN_070546FR015S290ZR

CONN@

CRT_DET# (17)

R293

R293 100K_0402_5%

100K_0402_5%

1 2

+CRT_VCC

4 4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A

B

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

D

Date: Sheet

Compal Electronics, Inc.

CRT PORT

KAV60 LA-5141P

14 40Sunday, February 22, 2009

E

0.2

of

5

D D

+3VS

R260 8.2K_0402_5%R260 8.2K_0402_5%

1 2

R263 8.2K_0402_5%R263 8.2K_0402_5%

1 2

R262 8.2K_0402_5%R262 8.2K_0402_5%

1 2

R264 8.2K_0402_5%R264 8.2K_0402_5%

1 2

R259 8.2K_0402_5%R259 8.2K_0402_5%

1 2

R256 8.2K_0402_5%R256 8.2K_0402_5%

1 2

R258 8.2K_0402_5%R258 8.2K_0402_5%

1 2

R257 8.2K_0402_5%R257 8.2K_0402_5%

1 2

C C

B B

+3VS

R254 8.2K_0402_5%R254 8.2K_0402_5%

1 2

R255 8.2K_0402_5%R255 8.2K_0402_5%

1 2

R271 8.2K_0402_5%R271 8.2K_0402_5%

1 2

R270 8.2K_0402_5%R270 8.2K_0402_5%

1 2

R276 8.2K_0402_5%R276 8.2K_0402_5%

1 2

R272 8.2K_0402_5%R272 8.2K_0402_5%

1 2

R275 8.2K_0402_5%R275 8.2K_0402_5%

1 2

R273 8.2K_0402_5%R273 8.2K_0402_5%

1 2

R274 8.2K_0402_5%R274 8.2K_0402_5%

1 2

R265 8.2K_0402_5%R265 8.2K_0402_5%

1 2

R266 8.2K_0402_5%R266 8.2K_0402_5%

1 2

R261 8.2K_0402_5%R261 8.2K_0402_5%

1 2

R277 8.2K_0402_5%R277 8.2K_0402_5%

1 2

R278 8.2K_0402_5%R278 8.2K_0402_5%

1 2

PCI_DEVSEL#

PCI_STOP#

PCI_TRDY#

PCI_FRAME#

PCI_PLOCK#

PCI_IRDY#

PCI_SERR#

PCI_PERR#

PCI_PIRQA#

PCI_PIRQB#

PCI_PIRQC#

PCI_PIRQD#

PCI_PIRQE#

PCI_PIRQF#

PCI_PIRQG#

PCI_PIRQH#

PCI_REQ#0

PCI_REQ#1

PCI_REQ#2

PCI_REQ#3

PCI_REQ#4

PCI_REQ#5

4

U6B

E18

AD0

C18

AD1

A16

AD2

F18

AD3

E16

AD4

A18

AD5

E17

AD6

A17

AD7

A15

AD8

C14

AD9

E14

AD10

D14

AD11

B12

AD12

C13

AD13

G15

AD14

G13

AD15

E12

AD16

C11

AD17

D11

AD18

A11

AD19

A10

AD20

F11

AD21

F10

AD22

E9

AD23

D9

AD24

B9

AD25

A8

AD26

A6

AD27

C7

AD28

B6

AD29

E6

AD30

D6

AD31

Interrupt I/F

PCI_PIRQA# PCI_PIRQB# PCI_PIRQF# PCI_PIRQC# PCI_PIRQD#

Interrupt I/F

A3

PIRQA#

B4

PIRQB#

C5

PIRQC#

B5

PIRQD#

AE5

RSVD[1]

AD5

RSVD[2]

AG4

RSVD[3]

AH4

RSVD[4]

AD9

RSVD[5]

ICH7_BGA652

3

PCI

REQ4# / GPIO22 GNT4# / GPIO48

GPIO1 / REQ5#

GPIO17 / GNT5#

GPIO2 / PIRQE# GPIO3 / PIRQF# GPIO4 / PIRQG# GPIO5 / PIRQH#

MISC

MCH_SYNC#

REQ0# GNT0# REQ1# GNT1# REQ2# GNT2# REQ3# GNT3#

C/BE0# C/BE1# C/BE2# C/BE3#

IRDY#

PAR

PCIRST#

DEVSEL#

PERR#

PLOCK#

SERR#

STOP# TRDY#

FRAME#

PLTRST#

PCICLK

PME#

RSVD[6] RSVD[7] RSVD[8] RSVD[9]

D7 E7 C16 D16 C17 D17 E13 F13 A13 A14 C8 D8

B15 C12 D12 C15

A7 E10 B18 A12 C9 E11 B10 F15 F14 F16

C26 A9 B19

G8 F7 F8 G7

AE9 AG8 AH8 F21 AH20

PCI_REQ#0

PCI_REQ#1

PCI_REQ#2

PCI_REQ#3

PCI_REQ#4

PCI_REQ#5

PCI_IRDY#

PCI_DEVSEL# PCI_PERR# PCI_PLOCK# PCI_SERR# PCI_STOP# PCI_TRDY#

PCI_FRAME#

PLTRST#_R CLK_PCI_ICH

PCI_PIRQE#

PCI_PIRQG# PCI_PIRQH#

2

del R244(100K_0402) and add T17 11/14

T17 PAD T17 PAD

CLK_PCI_ICH (12)

MCH_ICH_SYNC# (6)

Place closely pin A9

CLK_PCI_ICH

@

R246

10_0402_5%

8.2P_0402_50V8D

C359

1 2

1

@

2

1

+3VS

PLTRST#_R

A A

Security Classification

2006/08/18 2007/8/18

Issued Date

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/08/18 2007/8/18

3

Compal Secret Data

1

B

2

A

1 2

R226 0_0402_5%R226 0_0402_5%

Deciphered Date

@

C297

1 2

0.1U_0402_16V4Z

5

U16

@ U16

@

P

4

Y

G

TC7SH08FUF_SSOP5

3

12

R227

100K_0402_5%

2

PLTRST# (6,17,19,24,25,27)

Compal Electronics, Inc.

Title

Size Document Number Rev

Date: Sheet

Compal Electronics, Inc.

ICH7M(1/4)HUB,PCI,HOST

KAV60 LA-5141P

15 40Sunday, February 22, 2009

1

of

0.2

5

4

3

2

1

change C49 C50 from 18pf to 10pf 01/23

C49

D D

C C

B B

+RTCVCC

R214 1M_0402_5%R214 1M_0402_5%

1

R216 332K_0402_1%R216 332K_0402_1%

1

+RTCVCC

2

C294

0.1U_0402_16V4Z

1

+3VS

12

R610

10K_0402_5%

SATA_LED#

SATA_ITX_DRX_N0

SATA_ITX_DRX_P0

SM_INTRUDER#

2

ICH_INTVRMEN

2

HDA_SYNC_AUDIO(20)

HDA_BITCLK_AUDIO(20)

HDA_RST_AUDIO#(20)

HDA_SDOUT_AUDIO(20)

1

2

C824 3900P_0402_50V7K C824 3900P_0402_50V7K

1

2

C823 3900P_0402_50V7K C823 3900P_0402_50V7K

R217

+RTCVCC

2

C21

C21 22P_0402_50V8J

22P_0402_50V8J

1

R235 39_0402_5%R235 39_0402_5%

1

R230 39_0402_5%R230 39_0402_5%

1

R236 39_0402_5%R236 39_0402_5%

1

R233 39_0402_5%R233 39_0402_5%

1 2

20K_0402_5%

R219

1

0_0603_5%@

0_0603_5%

@

C317

1U_0603_10V4Z

1

HDA_SYNC_ICH

2

HDA_BITCLK_ICH

2

HDA_RST_ICH#

2

add C9 for keypart 12/08 del C9 12/31

SATA_ITX_C_DRX_N0

SATA_ITX_C_DRX_P0

close ICH7

1

R285 1K_0402_5%R285 1K_0402_5%

1

R283

A A

SATA_RXn/p need tie to ground when SATA port no used

SATA_DTX_C_IRX_N2

2

SATA_DTX_C_IRX_P2

2

1K_0402_5%

C49

10P_0402_50V8J

2

1

Y1Y1

32.768K_1TJS125BJ4A421P 32.768K_1TJS125BJ4A421P

2

IN

NC

3

OUT

NC

C50C50

10P_0402_50V8J 10P_0402_50V8J

12

Del J6 and add R219 2/18

2

change J6 jump size form 43 x 118

ICH_RTCX1

1

4

ICH_RTCX2

to shortpads 11/14

add C21 for keypart 12/31 change C21 from 10p to 22p 01/23

HDA_SDIN0(20)

SATA_DTX_C_IRX_N0(22) SATA_DTX_C_IRX_P0(22)

CLK_PCIE_SATA#(12) CLK_PCIE_SATA(12)

R613 24.9_0402_1%R613 24.9_0402_1%

1

SATA_ITX_C_DRX_N0 (22)

SATA_ITX_C_DRX_P0 (22)

R37

10M_0402_5%

SATA_LED#(26)

12

2

+3VS

4.7K_0402_5%

8.2K_0402_5%

ICH_RTCRST#

ICH_INTVRMEN SM_INTRUDER#

HDA_BITCLK_ICHHDA_SDOUT_ICH HDA_SYNC_ICH

HDA_RST_ICH#

HDA_SDOUT_ICH

SATA_LED#

SATA_DTX_C_IRX_N0 SATA_DTX_C_IRX_P0 SATA_ITX_DRX_N0 SATA_ITX_DRX_P0

SATA_DTX_C_IRX_N2 SATA_DTX_C_IRX_P2

CLK_PCIE_SATA# CLK_PCIE_SATA

SATARBIAS

10mils

IDE_DIORDY IDE_IRQ

U6A

RTC

RTXC1 RTCX2

RTCRST#

INTVRMEN INTRUDER#

EE_CS EE_SHCLK EE_DOUT EE_DIN

LAN_CLK

LAN_RSTSYNC

LAN_RXD0 LAN_RXD1 LAN_RXD2

LAN_TXD0 LAN_TXD1 LAN_TXD2

ACZ_BCLK ACZ_SYNC

ACZ_RST#

ACZ_SDIN0 ACZ_SDIN1 ACZ_SDIN2

ACZ_SDOUT

SATALED#

SATA0RXN SATA0RXP SATA0TXN SATA0TXP

SATA2RXN SATA2RXP SATA2TXN SATA2TXP

SATA_CLKN SATA_CLKP

SATARBIASN SATARBIASP

IORDY IDEIRQ DDACK# DIOW# DIOR#

ICH7_BGA652

RTC

GPIO49 / CPUPW RGD

LAD0 LAD1 LAD2 LAD3

LDRQ0#

LPCCPU

LDRQ1# / GPIO23

LFRAME#

LAN

A20GATE

A20M#

CPUSLP#

TP1 / DPRSTP#

TP2 / DPSLP#

FERR#

IGNNE#

INIT3_3V#

INIT#

INTR

AC-97/AZALIA

RCIN#

SMI#

STPCLK#

THERMTRIP#

DCS1# DCS3#

SATA

DD10 DD11 DD12 DD13

IDE

DD14 DD15

DDREQ

NMI

DA0 DA1 DA2

DD0 DD1 DD2 DD3 DD4 DD5 DD6 DD7 DD8 DD9

AB1 AB2

AA3

W4

Y5

W1

Y1 Y2

W3

V3

U3

U5 V4 T5

U7 V6 V7

U1 R6

R5

T2 T3 T1

T4

AF18

AF3 AE3 AG2 AH2

AF7 AE7 AG6 AH6

AF1 AE1

AH10 AG10

AG16 AH16

AF16

AH15

AF15

IDE_DIORDY

R23

12

IDE_IRQ

R36

12

AA6 AB5 AC4 Y6

AC3 AA5

AB3

AE22 AH28

AG27

AF24 AH25

AG26

AG24

AG22 AG21 AF22 AF25

AG23

AF23 AH24

AH22

AF26

AH17 AE17 AF17

AE16 AD16

AB15 AE14 AG13 AF13 AD14 AC13 AD12 AC12 AE12 AF12 AB13 AC14 AF14 AH13 AH14 AC15

AE15

LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3

LPC_FRAME#

GATEA20 H_A20M#

H_DPRSTP# H_DPSLP#

H_FERR#

H_PWRGOOD

H_IGNNE#

H_INIT# H_INTR

KB_RST#

H_SMI# H_NMI

H_STPCLK#

THRMTRIP_ICH#

LPC_AD[0..3] (25)

LPC_FRAME# (25)

GATEA20 (25) H_A20M# (4)

56_0402_5%

12

H_FERR# (4)

H_PWRGOOD (4)

H_IGNNE# (4)

H_INIT# (4) H_INTR (4)

KB_RST# (25)

H_SMI# (4) H_NMI (4)

H_STPCLK# (4)

R196

2

1

24.9_0402_1%

change R204 BOM structure 11/14

Move R204 from P16 to P25 11/18

H_DPRSTP# (4,37) H_DPSLP# (4)

+VCCP

R20 R20

+VCCP

12

R194

56_0402_5%

Layout note: R196 needs to placed within 2" of ICH7, R194 must be placed within 2" of R196 w/o stub.

+RTCBATT

D31

+RTCVCC

1

2

C528

0.1U_0402_16V4Z

3

BAS40-04_SOT23-3

H_THERMTRIP# (4,6)

R432

R432 1K_0402_5%

1K_0402_5%

1 2 1

2

+CHGRTC

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

ICH7M(2/4)LAN,ATA,LPC,RTC

KAV60 LA-5141P

1

of

16 40Sunday, February 22, 2009

0.2

5

4

3

2

1

+3VS

2.2K_0402_5%

+3VALW

PM_BMBUSY#(6)

ICH_PCIE_WAKE#(19)

EC_THERM#(25)

1 1

USB_OC#0(28)

+3VALW+3VALW

R55

SB_SPKR(20)

H_STP_PCI#(12)

H_STP_CPU#(12)

SERIRQ(25)

EC_SMI#(25)

USB_OC#

12

R56

2.2K_0402_5%

R59

1

8.2K_0402_5%

T4 PAD T4 PAD

VGATE (12,25,37)

ICH_SMBCLK ICH_SMBDATA LINKALERT# ICH_SMLINK0 ICH_SMLINK1

ICH_RI#

2

SB_SPKR SUS_STAT# ITP_DBRESET#

PM_BMBUSY#

OCP#

H_STP_PCI# H_STP_CPU#

PM_CLKRUN#

ICH_PCIE_WAKE#

SERIRQ EC_THERM#

VGATE

CRT_DET

EC_SMI#

PCIE_PTX_C_IRX_N1 PCIE_PTX_C_IRX_P1

PCIE_ITX_PRX_N1 PCIE_ITX_PRX_P1

PCIE_PTX_C_IRX_N2 PCIE_PTX_C_IRX_P2

PCIE_ITX_PRX_N2 PCIE_ITX_PRX_P2

PCIE_PTX_C_IRX_N3 PCIE_PTX_C_IRX_P3

PCIE_ITX_PRX_N3 PCIE_ITX_PRX_P3

PCIE_PTX_C_IRX_N4 PCIE_PTX_C_IRX_P4

PCIE_ITX_PRX_N4 PCIE_ITX_PRX_P4

SB_SPI_CS#

SPI_MOSI SPI_MISO

U6C

C22

SMBCLK

B22

SMBDATA

A26

LINKALERT#

B25

SMLINK0

A25

SMLINK1

A28

RI#

A19

SPKR

A27

SUS_STAT#

A22

SYS_RST#

AB18

GPIO0 / BM_BUS Y#

B23

GPIO11 / SMBALERT#

AC20

GPIO18 / STPPC I#

AF21

GPIO20 / STPCP U#

A21

GPIO26

B21

GPIO27

E23

GPIO28

AG18

GPIO32 / CLKRUN#

AC19

GPIO33 / AZ_DOC K_EN#

U2

GPIO34 / AZ_DOC K_RST#

F20

WAKE#

AH21

SERIRQ

AF20

THRM#

AD22

VRMPWRGD

AC21

GPIO6

AC18

GPIO7

E21

GPIO8

ICH7_BGA652

U6D

F26

PERn1

F25

PERp1

E28

PETn1

E27

PETp1

H26

PERn2

H25

PERp2

G28

PETn2

G27

PETp2

K26

PERn3

K25

PERp3

J28

PETn3

J27

PETp3

M26

PERn4

M25

PERp4

L28

PETn4

L27

PETp4

P26

PERn5

P25

PERp5

N28

PETn5

N27

PETp5

T25

PERn6

T24

PERp6

R28

PETn6

R27

PETp6

R2

SPI_CLK

P6

SPI_CS#

P1

SPI_ARB

P5

SPI_MOSI

P2

SPI_MISO

D3

OC0#

C4

OC1#

D5

OC2#

D4

OC3#

E5

OC4#

C3

OC5# / GPIO29

A2

OC6# / GPIO30

B3

OC7# / GPIO31

ICH7_BGA652

SMB

SYS

GPIO

PCI-EXPRESS

SPI

USB

GPIO21 / SATA0GP GPIO19 / SATA1GP GPIO36 / SATA2GP GPIO37 / SATA3GP

SATA

GPIO

SATA

GPIO

Clocks

POWER MGT

DMI0RXN DMI0RXP DMI0TXN DMI0TXP

DMI1RXN DMI1RXP DMI1TXN DMI1TXP

DMI2RXN DMI2RXP DMI2TXN DMI2TXP

DMI3RXN DMI3RXP DMI3TXN DMI3TXP

DMI_CLKN DMI_CLKP

DIRECT MEDIA INTERFACE

DMI_ZCOMP

DMI_IRCOMP

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P

USBRBIAS#

USBRBIAS

SLP_S3# SLP_S4# SLP_S5#

GPIO16 / DPRSL PVR

TP0 / BATLOW#

PWRBTN#

LAN_RST#

RSMRST#

GPIO35 / SATAREQ#

V26 V25 U28 U27

Y26 Y25 W28 W27

AB26 AB25 AA28 AA27

AD25 AD24 AC28 AC27

AE28 AE27

C25 D25

F1 F2 G4 G3 H1 H2 J4 J3 K1 K2 L4 L5 M1 M2 N4 N3

USBRBIAS

D2 D1

CLK14 CLK48

SUSCLK

PWROK

GPIO9 GPIO10 GPIO12 GPIO13 GPIO14 GPIO15 GPIO24 GPIO25

GPIO38 GPIO39

DMI_RXN0 DMI_RXP0 DMI_TXN0 DMI_TXP0

DMI_RXN1 DMI_RXP1 DMI_TXN1 DMI_TXP1

CLK_PCIE_ICH# CLK_PCIE_ICH

DMI_IRCOMP

USB20_N0 USB20_P0 USB20_N1 USB20_P1 USB20_N2 USB20_P2 USB20_N3 USB20_P3 USB20_N4 USB20_P4 USB20_N5 USB20_P5 USB20_N6 USB20_P6 USB20_N7 USB20_P7

10K_0402_5%

R21

R22

+3VALW

R22

R269

R267

R268

@10K_0402_5%

R224

@10K_0402_5%

R223

R241

R250

@10K_0402_5%

R222

D D

C C

SERIRQ

1

2

8.2K_0402_5%

PM_CLKRUN#

2

1

10K_0402_5%

LINKALERT#

1

2

10K_0402_5%

ITP_DBRESET#

1

2

10K_0402_5%

OCP# PM_SLP_S5#

2

1

SPI_MISO

1

2

SB_SPI_CS#

2

1

1K_0402_5%

ICH_PCIE_WAKE#

2

1

8.2K_0402_5%

ICH_LOW_BAT#

12

SPI_MOSI

1

2

CRT_DET#(14)

10K_0402_5%

High: CRT Plugged

CRT_DET

R251

1 2

+3VS

2

G

R252

10K_0402_5%

1 2

R148

R148 10K_0402_5%

10K_0402_5%

1 2

13

D

Q11

Q11 2N7002W-T/R7_SOT323-3

2N7002W-T/R7_SOT323-3

S

ICH_SMBCLK(12)

ICH_SMBDATA(12)

change Q11 from SOT23 to SOT323-3 11/14

PCIE_PTX_C_IRX_N1(19)

WLAN

SDIO

LAN

B B

3G/WIMAX

PCIE_PTX_C_IRX_P1(19)

PCIE_ITX_C_PRX_N1(19)

PCIE_ITX_C_PRX_P1(19)

PCIE_PTX_C_IRX_N2(27) PCIE_PTX_C_IRX_P2(27)

PCIE_ITX_C_PRX_N2(27)

PCIE_ITX_C_PRX_P2(27)

PCIE_PTX_C_IRX_N3(24) PCIE_PTX_C_IRX_P3(24)

PCIE_ITX_C_PRX_N3(24)

PCIE_ITX_C_PRX_P3(24)

PCIE_PTX_C_IRX_N4(19) PCIE_PTX_C_IRX_P4(19)

PCIE_ITX_C_PRX_N4(19)

PCIE_ITX_C_PRX_P4(19)

C73 0.1U_0402_16V7K C73 0.1U_0402_16V7K

2

C75 0.1U_0402_16V7K C75 0.1U_0402_16V7K

2

C66 0.1U_0402_16V7K C66 0.1U_0402_16V7K

2

C67 0.1U_0402_16V7K C67 0.1U_0402_16V7K

2

C60 0.1U_0402_16V7K C60 0.1U_0402_16V7K

2

C64 0.1U_0402_16V7K C64 0.1U_0402_16V7K

2

C106 0.1U_0402_16V7K C106 0.1U_0402_16V7K

2

C130 0.1U_0402_16V7K C130 0.1U_0402_16V7K

2

change USB OC# circuit 11/14

+3VALW

USB_OC#

USB_OC#2_3

ADD USB_OC#2_3

A A

11/14

USB_OC#0

R289

1

10K_0402_5%

R290

1

10K_0402_5%

R288

1

10K_0402_5%

2

USB_OC#2_3(28)

AF19 AH18 AH19 AE19

AC1 B2

C20

B24 D23 F22

AA4

AC22

C21

C23

C19

Y4

E20 A20 F19 E19 R4 E22 R3 D20 AD21 AD20 AE20

+3VS

R207

8.2K_0402_5%

1 2

CLK_ICH_14M CLK_ICH_48M

ICH_SUSCLK

PM_SLP_S3# PM_SLP_S4#

ICH_POK

PM_DPRSLPVR

ICH_LOW_BAT#

PBTN_OUT#

PLTRST#

EC_RSMRST#

R26 10K_0402_5%R26 10K_0402_5%

1

2

EC_SCI# ACIN

EC_LID_OUT#

SATA_CLKREQ#

DMI_RXN0 (6) DMI_RXP0 (6)

DMI_TXN0 (6) DMI_TXP0 (6)

DMI_RXN1 (6) DMI_RXP1 (6)

DMI_TXN1 (6) DMI_TXP1 (6)

CLK_PCIE_ICH# (12) CLK_PCIE_ICH (12)

R243 24.9_0402_1%R243 24.9_0402_1%

1

2

USB20_N0 (28) USB20_P0 (28) USB20_N1 (13) USB20_P1 (13) USB20_N2 (22) USB20_P2 (22) USB20_N3 (22) USB20_P3 (22) USB20_N4 (19) USB20_P4 (19) USB20_N5 (19) USB20_P5 (19) USB20_N6 (19) USB20_P6 (19) USB20_N7 (22) USB20_P7 (22)

R242 22.6_0402_1%R242 22.6_0402_1%

1

2

Within 500 mils

CLK_ICH_14M (12) CLK_ICH_48M (12)

T16 PAD T16 PAD

PM_SLP_S3# (25)

PM_SLP_S4# (25) PM_SLP_S5# (25)

ICH_POK (6,25)

PBTN_OUT# (25)

PLTRST# (6,15,19,24,25,27)

EC_RSMRST# (25)

EC_SCI# (25) ACIN (25,31)

EC_LID_OUT# (25)

SATA_CLKREQ# (12)

Within 500 mils

+1.5VS

USB1(Left) CMOS Camera USB2(Right) USB3(Right) WLAN 3G/WIMAX BT Card reader

Place closely pin B2 Place closely pin AC1

CLK_ICH_48M

12

R245

10_0402_5%@

1

C355

4.7P_0402_50V8C @

2

12

R212

10_0402_5%@

1

C275

4.7P_0402_50V8C @

2

CLK_ICH_14M

change R24 BOM structure 11/17

Move R24 from P17 to P25 11/18

PM_DPRSLPVR (6,37)

+3VS

R279

R279 10K_0402_5%

10K_0402_5%

60@

1 2

R294

R294 10K_0402_5%

10K_0402_5%

A0@

1 2

add R279,R280,R294,R295 02/04

change R279,R280,R294,R295 BOM structure 02/18

R280

R280 10K_0402_5%

10K_0402_5%

60@

R295

R295 10K_0402_5%

10K_0402_5%

80@

R279

10K_0402_5%

80@

R280

10K_0402_5%

A0@

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

ICH7M(3/4)USB,GPIO,PCIE

KAV60 LA-5141P

1

17 40Sunday, February 22, 2009

0.2

of

5

4

3

2

1

2

1

C285

0.1U_0402_16V4Z

2

1

C345C345

C353C353

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

45mA

+1.5VS

Deciphered Date

+VCCP

0.94A

1

+

C252

220U_B2_2.5VM_R35

2

+3VALW

14mA

+3VS

1

C354C354

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

C347

0.1U_0402_16V4Z

2

1

C339

0.1U_0402_16V4Z

2

17mA

T11 PAD T11 PAD

T3 PAD T3 PAD T14 PAD T14 PAD

C273C273

0.1U_0402_16V4Z 0.1U_0402_16V4Z

+3VS

+3VALW

56mA

1

C274C274

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

+VCCP

1

C262C262

2

4.7U_0805_10V4Z 4.7U_0805_10V4Z

1

C289C289

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

2

1

C292C292

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

U6E

A4

VSS[0]

A23

VSS[1]

B1

VSS[2]

B8

VSS[3]

B11

VSS[4]

B14

VSS[5]

B17

VSS[6]

B20

VSS[7]

B26

VSS[8]

B28

VSS[9]

C2

VSS[10]

C6

VSS[11]

C27

VSS[12]

D10

VSS[13]

D13

VSS[14]

D18

VSS[15]

D21

VSS[16]

D24

VSS[17]

E1

VSS[18]

E2

VSS[19]

E4

VSS[21]

E8

VSS[22]

+3VS

C296

0.1U_0402_16V4Z

+RTCVCC

Title

Size Document Number Rev

Custom

Date: Sheet

E15

VSS[23]

F3

VSS[24]

F4

VSS[25]

F5

VSS[26]

F12

VSS[27]

F27

VSS[28]

F28

VSS[29]

G1

VSS[30]

G2

VSS[31]

G5

VSS[32]

G6

VSS[33]

G9

VSS[34]

G14

VSS[35]

G18

VSS[36]

G21

VSS[37]

G24

VSS[38]

G25

VSS[39]

G26

VSS[40]

H3

VSS[41]

H4

VSS[42]

H5

VSS[43]

H24

VSS[44]

H27

VSS[45]

H28

VSS[46]

J1

VSS[47]

J2

VSS[48]

J5

VSS[49]

J24

VSS[50]

J25

VSS[51]

J26

VSS[52]

K24

VSS[53]

K27

VSS[54]

K28

VSS[55]

L13

VSS[56]

L15

VSS[57]

L24

VSS[58]

L25

VSS[59]

L26

VSS[60]

M3

VSS[61]

M4

VSS[62]

M5

VSS[63]

M12

VSS[64]

M13

VSS[65]

M14

VSS[66]

M15

VSS[67]

M16

VSS[68]

M17

VSS[69]

M24

VSS[70]

M27

VSS[71]

M28

VSS[72]

N1

VSS[73]

N2

VSS[74]

N5

VSS[75]

N6

VSS[76]

N11

VSS[77]

N12

VSS[78]

N13

VSS[79]

N14

VSS[80]

N15

VSS[81]

N16

VSS[82]

N17

VSS[83]

N18

VSS[84]

N24

VSS[85]

N25

VSS[86]

N26

VSS[87]

P3

VSS[88]

P4

VSS[89]

P12

VSS[90]

P13

VSS[91]

P14

VSS[92]

P15

VSS[93]

P16

VSS[94]

P17

VSS[95]

P24

VSS[96]

P27

VSS[97]

ICH7_BGA652

Compal Electronics, Inc.

ICH7M(4/4)POWER/GND

KAV60 LA-5141P

VSS[98]

VSS[99] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161] VSS[162] VSS[163] VSS[164] VSS[165] VSS[166] VSS[167] VSS[168] VSS[169] VSS[170] VSS[171] VSS[172] VSS[173] VSS[174] VSS[175] VSS[176] VSS[177] VSS[178] VSS[179] VSS[180] VSS[181] VSS[182] VSS[183] VSS[184] VSS[185] VSS[186] VSS[187] VSS[188] VSS[189] VSS[190] VSS[191] VSS[192] VSS[193] VSS[194]

1

P28 R1 R11 R12 R13 R14 R15 R16 R17 R18 T6 T12 T13 T14 T15 T16 T17 U4 U12 U13 U14 U15 U16 U17 U24 U25 U26 V2 V13 V15 V24 V27 V28 W6 W24 W25 W26 Y3 Y24 Y27 Y28 AA1 AA24 AA25 AA26 AB4 AB6 AB11 AB14 AB16 AB19 AB21 AB24 AB27 AB28 AC2 AC5 AC9 AC11 AD1 AD3 AD4 AD7 AD8 AD11 AD15 AD19 AD23 AE2 AE4 AE8 AE11 AE13 AE18 AE21 AE24 AE25 AF2 AF4 AF8 AF11 AF27 AF28 AG1 AG3 AG7 AG11 AG14 AG17 AG20 AG25 AH1 AH3 AH7 AH12 AH23 AH27

0.2

of

18 40Thursday, Ja nuary 22, 2009

of

18 40Thursday, Ja nuary 22, 2009

of

18 40Thursday, Ja nuary 22, 2009

U6F

ICH_V5REF_RUN

6mA

+1.5VS

0.77A

1

+

C279

2

0.1U_0402_16V4Z

Place closely pin D28,T28,AD28.

R237

R64

+3VS +5VS

12

D21

RB751V-40TE17_SOD323-2

1 2

ICH_V5REF_RUN

1

C343

1U_0603_10V4Z

2

+3VALW +5VALW

12

D11

@

RB751V-40TE17_SOD323-2

1 2

ICH_V5REF_SUS

1

C346

0.1U_0402_16V4Z

2

to be confirmed 11/14

D D

100_0402_5%

10_0402_5%

C C

C93

220U_B2_2.5VM_R35

Del R186(0_0805_5%) and +1.5VS_DMIPLLR 11/14

+1.5VS

50mA

B B

Connected +1.5VS directly when disable SATA.

A A

Place closely pin AG28 within 100mlis.

R189

1 2

0.5_0805_1%

5

+3VALW

0.1U_0402_16V4Z

C340

1

2

0.1U_0402_16V4Z

+1.5VS

+3VS

+1.5VS

+1.5VS_DMIPLL

1

C272

C271C271

2

10U_0805_10V4Z

1

2

C350

1

2

0.01U_0402_25V7K 0.01U_0402_25V7K

Place closely pin AG5.

C263

0.1U_0402_16V4Z

Place closely pin AG9.

10mA

1

2

10mA

0.1U_0402_16V4Z

1

C305

2

0.1U_0402_16V4Z

+1.5VS

0.64A

C282

0.1U_0402_16V4Z

+1.5VS

C269

1U_0603_10V4Z

T2 PAD T2 PAD T6 PAD T6 PAD

+3VS

4

ICH_V5REF_SUS

1

C349

2

+3VS

1

C356

2

+1.5VS_DMIPLL

1

2

1

2

ICH_AA2 ICH_Y7

U6F

G10

AD17

F6

AA22 AA23 AB22

AB23 AC23 AC24 AC25 AC26 AD26 AD27 AD28

D26 D27 D28 E24 E25 E26

F23

F24 G22 G23 H22 H23

J22

J23 K22 K23

L22

L23

M22 M23

N22 N23 P22 P23 R22 R23 R24 R25 R26

T22

T23

T26

T27

T28 U22 U23 V22 V23

W22 W23

Y22 Y23

B27

AG28

AB7

AC6 AC7 AD6

AE6 AF5 AF6

AG5 AH5

AD2

AH11

AB10

AB9

AC10 AD10

AE10 AF10

AF9

AG9 AH9

E3

C1

AA2

Y7

V5

V1 W2 W7

ICH7_BGA652

1

C291

0.1U_0402_16V4Z

2

0.1U_0402_16V4Z

V5REF[1]

V5REF[2]

V5REF_Sus

Vcc1_5_B[1] Vcc1_5_B[2] Vcc1_5_B[3] Vcc1_5_B[4] Vcc1_5_B[5] Vcc1_5_B[6] Vcc1_5_B[7] Vcc1_5_B[8] Vcc1_5_B[9] Vcc1_5_B[10] Vcc1_5_B[11] Vcc1_5_B[12] Vcc1_5_B[13] Vcc1_5_B[14] Vcc1_5_B[15] Vcc1_5_B[16] Vcc1_5_B[17] Vcc1_5_B[18] Vcc1_5_B[19] Vcc1_5_B[20] Vcc1_5_B[21] Vcc1_5_B[22] Vcc1_5_B[23] Vcc1_5_B[24] Vcc1_5_B[25] Vcc1_5_B[26] Vcc1_5_B[27] Vcc1_5_B[28] Vcc1_5_B[29] Vcc1_5_B[30] Vcc1_5_B[31] Vcc1_5_B[32] Vcc1_5_B[33] Vcc1_5_B[34] Vcc1_5_B[35] Vcc1_5_B[36] Vcc1_5_B[37] Vcc1_5_B[38] Vcc1_5_B[39] Vcc1_5_B[40] Vcc1_5_B[41] Vcc1_5_B[42] Vcc1_5_B[43] Vcc1_5_B[44] Vcc1_5_B[45] Vcc1_5_B[46] Vcc1_5_B[47] Vcc1_5_B[48] Vcc1_5_B[49] Vcc1_5_B[50] Vcc1_5_B[51] Vcc1_5_B[52] Vcc1_5_B[53]

Vcc3_3[1]

VccDMIPLL

Vcc1_5_A[1] Vcc1_5_A[2] Vcc1_5_A[3] Vcc1_5_A[4] Vcc1_5_A[5] Vcc1_5_A[6] Vcc1_5_A[7] Vcc1_5_A[8] Vcc1_5_A[9]

VccSATAPL L

Vcc3_3[2]

Vcc1_5_A[10] Vcc1_5_A[11] Vcc1_5_A[12] Vcc1_5_A[13] Vcc1_5_A[14] Vcc1_5_A[15] Vcc1_5_A[16] Vcc1_5_A[17] Vcc1_5_A[18]

VccSus3_3[19]

VccUSBPLL

VccSus1_05/VccLAN1_05[1] VccSus1_05/VccLAN1_05[2]

VccSus3_3/VccLAN3_3[1] VccSus3_3/VccLAN3_3[2] VccSus3_3/VccLAN3_3[3] VccSus3_3/VccLAN3_3[4]

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SH EET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVI SION OF R&D

AND TRADE SECRET INFORMATION. THIS SH EET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVI SION OF R&D

AND TRADE SECRET INFORMATION. THIS SH EET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVI SION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL EL ECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATIO N IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL EL ECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATIO N IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL EL ECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATIO N IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELE CTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELE CTRONICS, INC.

Vcc1_05[10] Vcc1_05[11] Vcc1_05[12] Vcc1_05[13] Vcc1_05[14] Vcc1_05[15] Vcc1_05[16] Vcc1_05[17] Vcc1_05[18] Vcc1_05[19] Vcc1_05[20]

Vcc3_3 / VccHDA

VccSus3_3/VccSusHDA

V_CPU_IO[1] V_CPU_IO[2] V_CPU_IO[3]

VccSus3_3[1]

VccSus3_3[2] VccSus3_3[3] VccSus3_3[4] VccSus3_3[5] VccSus3_3[6]

VccSus3_3[7] VccSus3_3[8]

VccSus3_3[9] VccSus3_3[10] VccSus3_3[11] VccSus3_3[12] VccSus3_3[13] VccSus3_3[14] VccSus3_3[15] VccSus3_3[16] VccSus3_3[17] VccSus3_3[18]

Vcc1_5_A[19]

Vcc1_5_A[20]

Vcc1_5_A[21]

Vcc1_5_A[22]

Vcc1_5_A[23]

Vcc1_5_A[24]

Vcc1_5_A[25]

VccSus1_05[1]

VccSus1_05[2] VccSus1_05[3]

Vcc1_5_A[26]

Vcc1_5_A[27]

Vcc1_5_A[28]

Vcc1_5_A[29]

Vcc1_5_A[30]

L11

Vcc1_05[1]

L12

Vcc1_05[2]

L14

Vcc1_05[3]

L16

Vcc1_05[4]

L17

Vcc1_05[5]

L18

Vcc1_05[6]

M11

Vcc1_05[7]

M18

Vcc1_05[8]

P11

Vcc1_05[9]

P18 T11 T18 U11 U18 V11 V12 V14 V16 V17 V18

U6

R7

AE23 AE26 AH26

AA7

Vcc3_3[3]

AB12

Vcc3_3[4]

AB20

Vcc3_3[5]

AC16

Vcc3_3[6]

AD13

Vcc3_3[7]

AD18

Vcc3_3[8]

AG12

Vcc3_3[9]

AG15

Vcc3_3[10]

AG19

Vcc3_3[11]

A5

Vcc3_3[12]

B13

Vcc3_3[13]

B16

Vcc3_3[14]

B7

Vcc3_3[15]

C10

Vcc3_3[16]

D15

Vcc3_3[17]

F9

Vcc3_3[18]

G11

Vcc3_3[19]

G12

Vcc3_3[20]

G16

Vcc3_3[21]

W5

VccRTC

P7

A24 C24 D19 D22 G19

K3 K4 K5 K6 L1 L2 L3 L6 L7 M6 M7 N7

AB17 AC17

T7 F17 G17

AB8 AC8

K7

C28 G20

A1 H6 H7 J6 J7

2006/08/18 2007/8/18

3

1

C336

C316

C336

2

1U_0603_10V4Z

10mA

0.27A

1

2

1

C332

0.1U_0402_16V4Z

2

1

C333

0.1U_0402_16V4Z

2

1 2

C284 0.1U_0402_16V4Z C284 0.1U_0402_16V4Z

ICH_K7

ICH_C28 ICH_G20

1

C344

0.1U_0402_16V4Z

2

Compal Secret Data

A

B

C

D

E

Mini-Express Card for WLAN

+3VS_WLAN

1

C195

4.7U_0805_10V4Z

1 1

2 2

2

ICH_PCIE_WAKE#(17)

WLAN_CLKREQ#(12)

1

C98

0.1U_0402_16V4Z

2

ICH_PCIE_WAKE# +3VS_WLAN

WLAN_CLKREQ#

Mobile EC_TX,EC_RX from WLAN to WWAN and add R96 11/14

EC_TX_P80_DATA (25,27) EC_RX_P80_CLK (25,27)

EC_TX_P80_DATA EC_RX_P80_CLK

Mini-Express Card for WWAN

ICH_PCIE_WAKE#(17)

WWAN_CLKREQ#(12)

3 3

change C226 BOM structure 02/06

UIM_VPP UIM_DATA

UIM_RST

JP5

4

UIM_VPP UIM_DATA

4 4

1

C14

2

@

22P_0402_50V8J

+UIM_PWR

Reserve for SIM card does not meet rise time and pull-up is needed.

GND

5

VPP

6

I/O

7

DET

12

R25

@

10K_0402_5%

TAITW_PMPAT6-06GLBS7N14N0 CONN@

A

4.7U_0805_10V4Z

CLK_PCIE_WLAN#(12)

CLK_PCIE_WLAN(12)

PCIE_PTX_C_IRX_N1(17) PCIE_PTX_C_IRX_P1(17)

PCIE_ITX_C_PRX_N1(17)

PCIE_ITX_C_PRX_P1(17)

ICH_PCIE_WAKE#

WWAN_CLKREQ#

CLK_PCIE_WWAN#(12)

CLK_PCIE_WWAN(12)

PCIE_PTX_C_IRX_N4(17) PCIE_PTX_C_IRX_P4(17)

PCIE_ITX_C_PRX_N4(17)

PCIE_ITX_C_PRX_P4(17)

+3VS_WWAN

D7

D7 CM1293-04SO_SOT23-6@

CM1293-04SO_SOT23-6@

1

CH1

2

Vn

3

CH2

+1.5VS

R96 0_0402_5%R96 0_0402_5%

1

C121

2

+3VS_WLAN

R87 0_0402_5%R87 0_0402_5%

1

2

1

2

4

CH4

5

Vp

6

CH3

VCC

RST CLK

GND GND

0.1U_0402_16V4Z

EC_TX_P80_DATA_R EC_TX_P80_CLK_R

10U_0805_10V4Z

1 2 3

8 9

1

C118

2

1

C226

WWAN_WAKEUP_R#

+UIM_PWR

UIM_CLK

1

C113

0.01U_0402_25V7K

2

change JMIN1 Conn foorprintt 01/13

1 2

C2220.1U_0402_16V4Z C2220.1U_0402_16V4Z

2

<BOM Structure>C226

EC_TX_P80_DATA_R EC_TX_P80_CLK_R

change +UIM_PWR_1 to +UIM_PWR 11/14

+UIM_PWR UIM_RST UIM_CLK

1

C17

2

@

22P_0402_50V8J

1

C18

2

B

JMINI1

2

4

6

8

10

12

14

16

18

20

22

24

26

28

30

32

34

36

38

40

42

44

46

48

50

52

52 G3 G1 G4 G2

BELLW_800XX-1021

CONN@

+3VS

JMINI2

1

3

5

7

9

11

13

15

17

19

21

23

25

27

29

31

33

35

37

39

41

43

45

47

49

51

1

C264C264

2

22P_0402_50V8J

1 3 5 7

9 11 13 15

17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51

NON3G@

1

R65 0_1206_5%

2 4 6

8 10 12 14 16

18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52

G153G254G355G3

FOX_AS0B226-S99N-7F

56

CONN@

Del D16(DAN217T146_SC59-3)

Del R94,R408(0_0402) 11/14

1

C258

2

1U_0603_10V4Z 1U_0603_10V4Z

CHANGE R62(0_1206) to J9(43x79)11/17

J9

J9 JUMP_43X79

JUMP_43X79

@

@ 1 3 5 7 9 11 13 15

17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 5355 5456

CHANGE R65,R70(0_1206) to J10,J11(43x79) 11/17

+3VS_WWAN

2

2 4 6 8 10 12 14 16

18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52

0.1U_0402_16V4Z

1

2

WL_OFF# PLTRST#

Del R83 R348 0_0402 11/14 24 PIN

1

R105 0_0402_5%R105 0_0402_5%

WWAN_LED#

2

JMINI1 pin 55,56 change to non-GND 01/20

+3VALW

3G@

2

1

R66 0_1206_5%

+UIM_PWR UIM_DATA UIM_CLK UIM_RST UIM_VPP

WXMIT_OFF#

R90 0_0402_5%

R107 0_0402_5%R107 0_0402_5%

R110 0_0402_5%

R106 0_0402_5%R106 0_0402_5%

Del J10,J11 and add R65,R66 02/05

1 2

NON3G@

NON3G@ NON3G@

2

1

NON3G@

2

1

2

MINI1_LED#

1

Add R105,R106 02/03

Del R93 R407(0_0402) 11/18 24 PIN

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2

+3VS

+1.5VS

WL_OFF# (25) PLTRST# (6,15,17,24,25,27)

USB20_N4 (17) USB20_P4 (17)

MINI1_LED# (22)

(9~16mA)

change C233 BOM structure 11/26

+3VS_WWAN

1

@

+

C233

C233 150U_Y_6.3VM

150U_Y_6.3VM

2

+1.5VS

add R90 11/25

add R107,R110 02/22

WXMIT_OFF# (25) PLTRST# (6,15,17,24,25,27)

CLK_SMBCLK (11,12)

CLK_SMBDATA (11,12)

USB20_N5 (17) USB20_P5 (17)

WWAN_LED# (22)

(9~16mA)

1

C149

0.1U_0402_16V4Z

2

2006/08/05 2007/8/18

C

del R253 11/17

change EC signal name form BT_OFF# to BT_ON# 11/14

BT_ON#(25)

Close to WWAN CONN

add R292 11/20

WWAN_WAKEUP#(25)

ADD WWAN_WAKEUP# ON pin 45 11/17

+3VS_WWAN

10U_0805_10V4Z

0.1U_0402_16V4Z

1

C105

2

Compal Secret Data

Deciphered Date

1

C185

2

BT MODULE CONN

change +5VS to +3VS 11/14

+3VS

1

2

12

USB20_P6 USB20_N6

WWAN_WAKEUP_R#

2

Title

Size Document Number Rev

Date: Sheet

del Q21 11/14

+3VALW

12

R292

10K_0402_5%

add R102 12/18

3G@

R102 0_0402_5%

1

C186

0.01U_0402_25V7K

2

D

1

R291

10K_0402_5%

BT@

USB20_P6(17) USB20_N6(17)

ADD PMOS SOFT START 11/14

C357

0.1U_0402_16V4Z

BT@

+3VS +3VS_BT

Q20

Q20 AO3413_SOT23-3BT@

AO3413_SOT23-3BT@

S

G

2

change JBT1 Conn 12/05

change JBT1 form 8 pin to 4 pin 11/26

Compal Electronics, Inc.

Mini-Card/BT CONN

BT@

C348

D

13

2

1

0.1U_0402_16V4Z

+3VS_BT

JBT1

1

2

3

GND

4

GND

ACES 88266-04001

CONN@

KAV60 LA-5141P

E

5 6

19 40Sunday, February 22, 2009

0.2

of

A

1 1

BEEP#(25)

SB_SPKR(17)

1U_0402_6.3V4Z

C460

C461

1 2

B

R368

1 2

560_0402_5%

R369

1 2

560_0402_5%

10K_0402_5%

R370

+VDDA

12

1

C

2

B

E

3

12

D25

D25 @ RB751V-40TE17_SOD323-2

RB751V-40TE17_SOD323-2

R365

R365 10K_0402_5%

10K_0402_5%

R366

R366 10K_0402_5%

10K_0402_5%

1U_0402_6.3V4Z

C

change to +VDDA 1/22

2

1

C455 1U_0402_6.3V4Z C455 1U_0402_6.3V4Z

C456

2

1

1 2

Q29

R367R367

2SC2411KT146_SOT23-3

@

MONO_IN

2.4K_0402_1%

GND change to AGND 01/21

D

E

F

G

H

change U26 BOM structure 01/21

J8

2

112

JUMP_43X39 @J8JUMP_43X39 @

U26

1

IN

OUT

2

GND

3

SHDN

BYP

G9191-475T1U_SOT23-5

5

4

40mil

(output = 300 mA)

4.75V

+VDDA

C459

1 2

2.2U_0603_6.3V6K

L21

+5VS

L21

FBMA-L11-201209-221LMA30T_0805

Del L22 11/16

1 2

+5VAMP

1

2

0.1U_0402_16V4Z

C457

1

C458

0.1U_0402_16V4Z

2

60mil

change C459 from 0.01uF/0402 to 4.7uF/0603 01/21

change C459 from 4.7uF to 2.2uF 01/23

change U26,C459 BOM structure 02/18

HD Audio Codec

change D25 BOM structure 11/20

L23

1

C465

10U_0805_10V4Z

2

1

10mil

1 2

R378

Deciphered Date

L23

1

1 2

2

1

C490

2.2U_0402_6.3VM

2

C473

20K_0402_1%

2

C470 22P_0402_50V8J

22P_0402_50V8J

1

2

10U_0805_10V4Z

HDA_SDIN0 (16)

C474C474

F

MBK1608121YZF_0603

change L23,L24 from SM010004010 to SM010032020

+3VS

02/18

Del JP4 11/26

AMP_LEFT (21)

AMP_RIGHT (21)

DMIC_CLK_R (13)

@ C470

@

HDA_BITCLK_AUDIO (16)

For ALC272

1

2

0805 CHANGE TO 0603 10/5

0.1U_0402_16V4Z 0.1U_0402_16V4Z

GND GNDA

change R441 from 33 ohm to 39 ohm 01/23

change R371 from 0 ohm to 22 ohm 12/31

change R371,C470 BOM structure(@) 01/23

For EMI

HP_RIGHT

HP_LEFT

1

2

R380 0_0603_5%R380 0_0603_5%

1

2

R379 0_0603_5%R379 0_0603_5%

1

2

R381 0_0603_5%R381 0_0603_5%

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

Compal Electronics, Inc.

HD Audio Codec ALC272

KAV60 LA-5141P

G

HP_RIGHT (21)

HP_LEFT (21)

DEL R383 R382 R384 GNDA & GND 11/16

0.2

of

20 40Sunday, February 22, 2009

H

L24

+VDDA

2 2

3 3

1

MBK1608121YZF_0603

10U_0805_10V4Z

MIC1_L(21)

MIC1_R(21)

change R438 from 0ohm/0603 to 0ohm/0402 01/21

DMIC_DATA_R(13)

R376 20K_0402_1%R376 20K_0402_1%

2

MIC_PLUG#(21)

HP_PLUG#(21)

R375 5.11K_0402_1%R 375 5.11K_0402_1%

Sense Pin Impedance Codec Signals

39.2K

SENSE A

20K

10K

5.1K

4 4

SENSE B

39.2K

20K

10K

5.1K

A

PORT-A (PIN 39, 41)

PORT-B (PIN 21, 22)

PORT-C (PIN 23, 24)

PORT-D (PIN 35, 36)

PORT-E (PIN 14, 15)

PORT-F (PIN 16, 17)

PORT-G (PIN 43, 44)

PORT-H (PIN 45, 46)

B

1

2

1

EAPD(25)

add R383 01/22

change C604 from 220P to 18P 01/23

change C604 Bom structure(@) 01/23

R438 0_0402_5%R438 0_0402_5%

12

R383@

R383@ 10K_0402_5%10K _0402_5%

C

0.1U_0402_16V4Z

2

1

C466

C462

2

MIC1_L

MIC1_R

1

HDA_SDOUT_AUDIO(16)

1

C471 4.7U_0805_6.3V6K C471 4.7U_0805_6.3V6K

1

C472 4.7U_0805_6.3V6K C472 4.7U_0805_6.3V6K

HDA_RST_AUDIO#(16)

HDA_SYNC_AUDIO(16)

2

SENSE_A SENSE_B

1

R377 0_0402_5%R377 0_0402_5%

DMIC_DATA

C604

18P_0402_50V8J

@

1

2

0.1U_0402_16V4Z

MIC1_C_L

2

MIC1_C_R

2

MONO_IN

DMIC_DATA

2

1

2

40mil

1

C467

2

DGND

+AVDD_HDA

U27

AVDD125AVDD2

14

NC

15

NC

16

MIC2_L

17

MIC2_R

23

LINE1_L

24

LINE1_R

18

CD_L

20

CD_R

19

CD_GND

21

MIC1_L

22

MIC1_R

12

PCBEEP

11

RESET#

10

SYNC

5

SDATA_OUT

2

GPIO0

3

GPIO3

13

SENSE A

34

SENSE B

47

EAPD

48

SPDIFO

4

DVSS1

7

DVSS2

Change to SA00002CI10 ALC272-VA2-GR 20081111

Change to SA00002CI10 to SA00002CI20 S IC ALC272X-GR LQFP 48P CODEC 12/10

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

D

20mil

38

ALC272-GR_LQFP48_9X9

1

LINE_OUT_L

LINE_OUT_R

HP_OUT_L

HP_OUT_R

DMIC_CLK

BIT_CLK

SDATA_IN

MONO_OUT

LINE1_VREFO

GPIO1

MIC1_VREFO_L

MIC1_VREFO_R

MIC2_VREFO

VREF

JDREF

AVSS1 AVSS2

+3VS_DVDD

1

C463

C464

C463

2

0.1U_0402_16V4Z

AMP_LEFT

AMP_RIGHT

change R441 from 0ohm/0603 to 33ohm/0402 01/21

1 2

R371 22_0402_5% @R371 22_0402_5% @

1

1 2

2

MIC1_VREFO_L

R441 39_0402_1% R441 39_0402_1%

R372 33_0402_5%R372 33_0402_5%

2.2U_0402_6.3VM

DMIC_CLK

C491

10mil

DVDD

NC

9

DVDD_IO

0.1U_0402_16V4Z

35

36

39

41

45

46

43

44

6

HDA_SDIN0_AUDIO

8

37

29

31

28

HP_RIGHT

32

30

CODEC_VREF

27

40

HP_LEFT

33

26 42

AGND

Compal Secret Data

2006/12/25 2007/8/18

E

Compal Secret Data

A

add J12 12/04

J12

2

JUMP_43X39 @

+5VAMP_J+5VALW

1 12

+5VS change to +5VALW 12/11

1 1

C392 0.47U_0603_10V7K C392 0.47U_0603_10V7K

2

1

R94

C394

AMP_RIGHT(20)

AMP_LEFT(20)

Add R94,R87 Vender suggesttion 11/16

2 2

1 2

0.47U_0603_10V7K

C397

1 2

0.47U_0603_10V7K

EC_MUTE#(25)

C395 0.47U_0603_10V7K C395 0.47U_0603_10V7K

1 2

0_0402_5%

1

2

R83

1 2

0_0402_5%

AMP_C_RIGHT

AMP_C_LEFT

EC_MUTE#

17

19

U13

7

RIN+

RIN-

9

LIN+

5

LIN-

SHUTDOWN

B

GND5

20

21

+5VAMP_J

10U_0805_10V4Z

16

15

6

VDD

PVDD1

GND41GND311GND213GND1

1

C384

2

PVDD2

2

GAIN0

3

GAIN1

18

ROUT+

14

ROUT-

4

LOUT+

8

LOUT-

12

NC

10

BYPASS

TPA6017A2_TSSOP20

change +5VAMP to +5VS 12/02

1

C385C385

0.1U_0402_16V4Z

2

12

R315

@ R315

@

100K_0402_5%

GAIN0

GAIN1

SPKR+

SPKR-

SPKL+

SPKL-

100K_0402_5%

R318

12

20081029 Update to 6dB

Keep 10 mil width

2

C398

0.47U_0603_10V7K

1

HP_LEFT(20)

HP_RIGHT(20)

HP_LEFT

HP_RIGHT

Chenge to 56.2 ohm for DA-HP FSOV 20081104

11/16

C

change JP20 Conn and pin design 11/26

+5VAMP_J

12

R316

@ R316

@

100K_0402_5%

12

R319

R319 100K_0402_5%

100K_0402_5%

Analog ground change to digital ground 08/11/16

1 2

R374 56.2_0402_1% R374 56.2_0402_1%

1 2

R373 56.2_0402_1% R373 56.2_0402_1%

HPOUT_L_1

HPOUT_R_1

20mil

1

2

L26 L26 FBM-11-160808-700T_0603

FBM-11-160808-700T_0603

1

2

L25 L25 FBM-11-160808-700T_0603

FBM-11-160808-700T_0603

D

20mil

Int. Speaker Conn.

SPK_L+SPKL+ SPK_L-SPKLSPK_R+SPKR+ SPK_R-SPKR-

del R388,R387,R386,R385,D10,D13 12/11

change JP20 Conn 01/16

SWAP JP20 01/20

2

C485

330P_0402_50V7K

HPOUT_L_2

HPOUT_R_2

HP_PLUG#(20)

1

HP_PLUG#

2

C486

330P_0402_50V7K

1

LINE Out/Headphone Out

E

CONN@

ACES 88266-04001

4

6

4

GND

3

5

3

GND

2

1

JP20

JHP1

1 2 6 3

4

5

SHLD1

7

SHLD2

8

FOX_JAS7331-K30H9-7F

CONN@

Left

Right

3 3

RB751V-40TE17_SOD323-2

MIC1_L(20)

MIC1_R(20)

4 4

A

B

1

R405 1K_0603_1%R405 1K_0603_1%

1

R404 1K_0603_1%R404 1K_0603_1%

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MIC1_VREFO_L MIC1_VREFO_L

D26

1 2 12

R403R403

4.7K_0402_5% 4.7K_0402_5%

2

2006/12/25 2007/8/18

C

R402R402

4.7K_0402_5% 4.7K_0402_5%

D27

D27 RB751V-40TE17_SOD323-2

RB751V-40TE17_SOD323-2

1 2 12

1

L28

1

L27

220P_0402_50V8J

Compal Secret Data

Deciphered Date

FBM-11-160808-700T_0603

2

FBM-11-160808-700T_0603

2

1

C488

2

220P_0402_50V8J

D

C489

MIC JACK

JMIC1

MIC2_L_1

MIC2_R_1

1

MIC_PLUG#(20)

2

Title

Size Document Number Rev

B

Date: Sheet

1 2 6 3

4

MIC_PLUG#

5

SHLD1

7

SHLD2

8

FOX_JAS7331-K30H9-7F

CONN@

(HDA Jack)

Compal Electronics, Inc.

Amplifier & Audio Jack

KAV60 LA-5141P

E

0.2

of

21 40Sunday, February 22, 2009

A

B

C

D

E

F

G

H

1 1

To cardreader/B Conn.

+3VALW

(25,27) (25,26,27)

KSO1

WL_BTN#

3G_BTN#

add J15 J16 12/08

del J15,J16,C21 12/15

Move SATA HDD Conn to small board 11/21

KSI1

KSI5

+3VS_READER change to +3VALW 12/15

SWAP JP7 pin define 12/03

2 2

swap( cable )

cardreader

3 3

SATA&CARDREADER&USB Conn

JP7

SATA_ITX_C_DRX_ N0(16) SATA_ITX_C_DRX_ P0(16)

SATA_DTX_C_ IRX_N0(16) SATA_DTX_C_ IRX_P0(16)

USB20_N2(17) USB20_P2(17)

USB20_N3(17) USB20_P3(17)

USB20_N7(17) USB20_P7(17)

SATA_ITX_C_DRX_N 0 SATA_ITX_C_DRX_ P0

SATA_DTX_C_ IRX_N0 SATA_DTX_C_ IRX_P0

3 5 7

13 15 17 19 21 23 25 27 29

31 32

ACES_88242-3001

CONN@

112 3 5 7 9910 111112 13 15 17 19 21 23 25 27 29

GND1 GND2

2 4

4

6

8

10 12 14

14

16

18

20

22

24

26

28

30

KSI5 KSI1 KSO1

WWAN_LED#

+3VS

add C11,C21,C26,C27 for keypart 12/08

add C28 for keypart 01/14

del C11,C28,C26 01/21

ADD SATA&CARDREADER&USB Conn(JP7) 11/26

del C26 02/03

add net name BATT_AMB_LED# BATT_GRN_LED# 12/15

+5VS

BATT_AMB_LED_1# (25)

+USB_VCCC

BATT_GRN_LED_1# (25)

KSI5 (25,27) KSI1 KSO1 WWAN_LED# (19) MINI1_LED# (19) 5IN1_LED# (26)

4 4

Security Classification

2006/08/18 2007/8/18

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A

B

C

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/08/18 2007/8/18

D

Compal Secret Data

Deciphered Date

E

Compal Electronics, Inc.

Title

Size Document Num ber Rev

B

Date: Sheet

F

Date: Sheet

Compal Electronics, Inc.

SATA/Cardreader/USB Conn

KAV60 LA-5141P

G

22 40Sunday, February 22, 2009

0.2

of

H

5

D D

4

3

2

1

Move Card Reader to small board 11/21

C C

B B

A A

Security Classification

2006/08/04 2007/8/18

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/08/04 2007/8/18

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Num ber Rev

B

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

5 in 1 Card reader

KAV60 LA-5141P

0.2

23 40Thursday, January 22, 2009

of

1

of

A

R651 0_0402_5% @ R651 0_0402_5% @

change R644 from 0603 to 0805 12/31

change R643 from 0603 to 0402 12/31

change C841 from 0603 to 0402 12/31

add R651 O_0402 02/03

change C841 from 0402 1U to 0603 1U 02/03

4 4

Chang C855 form 4.7U to 10U 11/16 vendor suggest

10U_0805_10V4Z

C855

8132@

1

2

1 2

1

R644 0_0805_5% 8114@R644 8114@ 0_0805_5%

1

L10 4.7UH_1008HC-472EJFS-A_5%_1008 8132@L10 8132@4.7UH_1008HC-472EJFS-A_5%_1008

R643

8132@ R643

8132@

0_0402_5%

1 2

1

C881

0.1U_0402_16V4Z

2

8132@

2

C840 1U_0603_10V4Z 8114@C840 8114@1 1U_0603_10V4Z

C841 1U_0603_10V4Z C841 1U_0603_10V4Z

2

+1.8_VDD/LX

2

+2.5V_VDDH/VDD17+AVDD_CEN

U14

8132@

+3V_LAN

1

del C843,C844 12/02

LAN_WAKE#(25)

+3V_LAN

3 3

LAN_X1 LAN_X2

C852

15P_0402_50V8J

change C852,C853,Y5 BOM structure 12/15 add C55 on page 24 12/15

1

R633 4.7K_0402_5%R633 4.7K_0402_5%

CLK_PCIE_LAN(12)

CLK_PCIE_LAN#(12)

PCIE_PTX_C_IRX_P3(17)

PCIE_PTX_C_IRX_N3(17)

Y5

2

1

25MHZ_20P

2

Place Close to Chip

C853

15P_0402_50V8J

del C55 12/16

change C852,C853 from 27p to 15p 01/23

2 2

LAN_ACTIVITY# LAN_ACTIVITY#_R

R648

5.1K_0402_5%

8114@

1 2

1

2

R649 511_0402_1% 8114@R 649 511_0402_1%

8114@

LAN_ACTIVITY#

+3V_LAN

For EMI.

@

C864 470P_0402_50V7K

1 1

LAN_SK_LAN_LINK#

+3V_LAN

For EMI.

@

C878 470P_0402_50V7K

A

PLTRST# (6,15,17,19,25,27)

C842 1000P_0402_50V7K 8114@ C842 1000P_0402_50V7K 8114@

PCIE_ITX_C_PRX_P3(17)

PCIE_ITX_C_PRX_N3(17)

1

2

C845 0.1U_0402_16V7K C845 0.1U_0402_16V7K

1

2

C850 0.1U_0402_16V7K C850 0.1U_0402_16V7K

+AVDD_CEN

1

C860C860

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

@

R641 511_0402_1% 8132@R641 511_0402_1% 8132@

12

C869

100P_0402_50V8J

100P_0402_50V8J @

12

R635 2.37K_0402_1% R635 2.37K_0402_1%

1

C861C861

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

C868@ C868 100P_0402_50V8J

100P_0402_50V8J

1

R647 0_0402_5% 8132@R647 0_0402_5%

LAN_ACTIVITY#_R

12

2

@

1

R642

12

511_0402_1%

B

AR8114A: remove L1,C881,C885,R643. C841=1uF AR8132:remove R644,R645. C841=0.1uF

1

R646 0_0603_5% 8114@R646 0_0603_5%

8114@

AR8132M-AL1E QFN 48P E-LAN CTRL

+2.5V_VDDH

2

change 8132 P/N to SA000033N00 12/19

U14

8114@

U14

+1.8_VDD/LX

+2.5V_VDDH/VDD17

CTR12

VBG1P18V

PCIE_PTX_IRX_P3

PCIE_PTX_IRX_N3

LAN_X1 LAN_X2

12

LAN_MDI1+ LAN_MDI1-

LAN_MDI0+ LAN_MDI0-

1 2

2

8132@

RJ45_MIDI1-

RJ45_MIDI1+

RJ45_MIDI0-

RJ45_MIDI0+

R650

R650 0_0402_5%

0_0402_5%

8114@

1

VDD18O

2

VDD33

6

VDDHO

5

CTR12

3

PERSTn

4

WAKEn

7

VBG1P18V

41

REFCLKP

40

REFCLKN

43

RX_P

44

RX_N

38

37

10

31 33

12 34

49

12

11

10

AR8114A 10/100 LAN

TX_P

TX_N

9

XTLO XTLI

SMCLK SMDATA

RBIAS TESTMODE

GND

AR8114-AL1E_QFN48_6X6

T1

1

RD+

RX+

2

RD-

RX-

3

CT

4

NC

5

NC

6

CT

7

TX+

TD+

8

TD-

TX-

350uH_NS0013LF

JRJ45

Amber LED-

Amber LED+

8

PR4-

7

PR4+

6

PR2-

5

PR3-

4

PR3+

3

PR2+

2

PR1-

1

PR1+

Green LED-

9

Green LED+

FOX_JM36113-P2221-7F

CONN@

$WKHURV

$WKHURV$WKHURV

16 15 14 13 12 11 10 9

SHLD4

SHLD3

SHLD2

SHLD1

change JRJ45 Conn 11/26

B

AVDDL/AVDDL_REG

RJ45_MIDI1+ RJ45_MIDI1RJ45_CT0

RJ45_CT1 RJ45_MIDI0+ RJ45_MIDI0-

16

15

14

13

U12

1

A0

2

A1

3

A2

4

GND

AT24C02BN-SH-T_SO8

@

TWSI_CLK

TWSI_DATA

LED_ACTn

LED_10_100n

LED_DUPLEXn

TRXP0 TRXN0 TRXP1 TRXN1

AVDDL_REG

DVDDL0 DVDDL1 DVDDL2 DVDDL3

AVDDL0 AVDDL1 AVDDL2 AVDDL3 AVDDL4

AVDDH0 AVDDH1 AVDDH2

NC_0 NC_1 NC_2 NC_3 NC_4 NC_5

R640 75_0402_5%R 640 75_0402_5%

1 1

R639 75_0402_5%

C865 close to Pin46

AR8114A: C865=0.1uF

AR8132:C865=1uF

C

+3V_LAN +3V_LAN

12

1

R627R627

4.7K_0402_1% 4.7K_0402_1%

C837C837

8

VCC

7

WP

6

SCL

5

SDA

29 30

LAN_ACTIVITY#

47

LAN_SK_LAN_LINK#

48

27

13 14 17 18

11 42

28 32 45 46

8 16 22 36 39

15 19 25

20 21 23 24 26 35

close to pin5

2 2

1000P_1206_2KV7K

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

TWSI_SCL TWSI_SDA

LAN_MDI0+ LAN_MDI0LAN_MDI1+ LAN_MDI1-

AVDDVCO1 AVDDVCO2

+1.2_DVDDL

+1.2_AVDDL

+2.5V_VDDH

CTR12

C862

12

R628R628

4.7K_0402_1% 4.7K_0402_1%

TWSI_SCL TWSI_SDA

8132@

1

R63 0_0402_5%

1

C880

0.1U_0402_16V4Z

2

8132@

1

2

Place Close to Pin 28 32 45 46

close to pin5

2006/08/04 2007/8/18

LAN_MDI0+ LAN_MDI0LAN_MDI1+ LAN_MDI1-

+3VALW

Chang C846 form 4.7U to 10U 11/16 vendor suggest

Chang C160 from 0603 to 0402 01/20

12

R636

10K_0402_1%

8114@

2

L30

0_0603_5%

8132@

+1.2_DVDDL

Place Close to Pin15 19 25

+2.5V_VDDH

Compal Secret Data

2

+3V_LAN

41

Q58

3

10U_0805_10V4Z

C866C866

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

2

C865C865

0.1U_0402_16V4Z 0.1U_0402_16V4Z

C871C871

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

2

C870

C870 1U_0402_6.3V4Z

1U_0402_6.3V4Z

Deciphered Date

MBT35200MT1G_TSOP6

8114@

256

D

Place Close to Chip

R629 49.9_0402_1%R629 49.9_0402_1%

1

R630 49.9_0402_1%R630 49.9_0402_1% R631 49.9_0402_1%R631 49.9_0402_1% R632 49.9_0402_1%R632 49.9_0402_1%

J7

112

JUMP_43X39 @J7JUMP_43X39 @

2

1

2 2

1

2

1

ADD C160 01/13

1

C160

2

2.2U_0402_6.3VM

close to pin2

change BJT form MMJT9435T1G to MBT35200 11/16

1

C854

0.1U_0402_16V4Z

8114@

2

+1.2_AVDDL

1

C858

8114@

1

2

C856

C867C867

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

C882C882

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

1

C872C872

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

D

C859

0.1U_0402_16V4Z

8114@

0.1U_0402_16V4Z

8132@

1

2

E

1

C838

1

C839

0.1U_0402_16V4Z

2

+3V_LAN

C838

0.1U_0402_16V4Z

2

Layout Notice : Place as close chip as possible.

change C847 from 0.1u to 1u 12/02

C846

10U_0805_10V4Z

+1.2_AVDDL

8114@ L29L29

8114@

1

close to pin2

1

C847

1U_0402_6.3V4Z

2

BLM18PG121SN1D_0603

2

1

2

+3V_LAN

C848

0.1U_0402_16V4Z

+1.2_DVDDL

change L29,L30 from 0805 to 0603 12/31

del R637 R638 12/31

8114@

C857

1

2

C856

1000P_0402_50V7K

8114@

1

1U_0603_10V4Z

2

CHECK 01/13

L30

L30 8114@

8114@

2

1

BLM18PG121SN1D_0603

If overclocking, R638, L30 stuffed and R637 removed. If not overclocking, R637, L30 suffed and R638 removed. AR8132:L30=0ohm,C856=0.1uF. remove C857

1

C863

0.1U_0402_16V4Z

2

change L30,C856,C857 BOM structure 12/22

change C873 from 0.1u to 1u 12/02

Place Close to Pin8 16 22 36 39

C874C874

C873

1

2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

2

+1.2_AVDDL

1U_0402_6.3V4Z

close to pin8

Title

Size Document Number Rev

Custom

Sunday, February 22, 2009

Date: Sheet

C876C876

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

2

C875C875

0.1U_0402_16V4Z 0.1U_0402_16V4Z

Compal Electronics, Inc.

AR8114

1

C877C877

0.1U_0402_16V4Z 0.1U_0402_16V4Z

2

KAV60 LA-5141P

E

24 40

of

1

C849C849

2

AVDDVCO1

AVDDVCO2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

0.2

change L13 from SM010004010 to SM010032020 02/18

+3VALW +EC_AVCC

L13

2

1

MBK1608121YZF_0603

0.1U_0402_16V4Z

R382 0_0603_5%R382 0_0603_5%

C196

2

1

2

1

ECAGND

1

C194

@

1000P_0402_50V7K

2

change L14 to R382 11/17

KB_RST#(16)

del R66(0_0402),R67(10K_0402) 11/20

C107

12

22P_0402_50V8J

@

+3VALW

R74 47K_0402_5%R74 47K_0402_5%

Move R204 from P16 to P25 11/18

12

R69 10_0402_5% @R69 10_0402_5% @

1

2

0.1U_0402_16V4Z

(22,26,27) KSO[0..15]

C120

KSI[0..7] (22,26,27)

KSI1 KSO1 KSI5

WLAN_OFF#

WXMIT_OFF#

Swap to WLAN

v v

KSO1

KSI1

WL_BTN#

KSI5

3G_BTN#

+3VALW

1

R122 2.2K_0402_5%R122 2.2K_0402_5%

1

R123 2.2K_0402_5%R123 2.2K_0402_5%

1

R75 47K_0402_5%R75 47K_0402_5%

1

R78 47K_0402_5%R78 47K_0402_5%

Follow ENE AP sheet KB926D-AN1-100

change R122,R123,R124,R125 from 4.7K to 2.2K 01/23

+3VS

1

R124 2.2K_0402_5%R124 2.2K_0402_5%

1

R125 2.2K_0402_5%R125 2.2K_0402_5%

EC_SMB_CK1

2

EC_SMB_DA1

2

EC_SMB_CK2

2

EC_SMB_DA2

2

KSO1

KSO2

1

C150

2

22P_0402_50V8J

change c150,c123 from 15p to 22p 11/23

C193C193

0.1U_0402_16V4Z 0.1U_0402_16V4Z

1

2

del R204 11/21

GATEA20(16)

SERIRQ(17)

LPC_FRAME#(16)

LPC_AD3(16) LPC_AD2(16) LPC_AD1(16) LPC_AD0(16)

(6,15,17,19,24,27) PLTRST#

2

1

CLK_PCI_LPC(12)

EC_SCI#(17)

BATT_GRN_LED_1#(22)

ADD BATT_GRN_LED_1# and BATT_AMP_LED_1# 02/03

KSO[0..15]

KSI[0..7]

GPIO15

High

Low

EC_SMB_CK1(32) EC_SMB_DA1(32) EC_SMB_CK2(4) EC_SMB_DA2(4)

PM_SLP_S3#(17) PM_SLP_S5#(17)

EC_SMI#(17)

FAN_SPEED1(28)

EC_TX_P80_DATA (19,27) EC_RX_P80_CLK (19,27)

ON/OFF#(26)

PWR_SUSP_LED#(26)

NUM_LED#(26)

1

C123

1

4

2

X1

IN

OUT

22P_0402_50V8J

NC3NC

2

32.768K_1TJS125BJ4A421P

C114C114

1

2

XCLKI XCLKO

+3VALW

C119C119

0.1U_0402_16V4Z 0.1U_0402_16V4Z

C161

1000P_0402_50V7K

C161

1000P_0402_50V7K

C109

1000P_0402_50V7K

C109

C110C110

0.1U_0402_16V4Z 0.1U_0402_16V4Z

KSI0 KSI1 KSI2 KSI3 KSI4 KSI5 KSI6 KSI7 KSO0 KSO1 KSO2 KSO3 KSO4 KSO5 KSO6 KSO7 KSO8 KSO9 KSO10 KSO11 KSO12 KSO13 KSO14 KSO15

PM_SLP_S3# PM_SLP_S5# EC_SMI#

FAN_SPEED1

EC_TX_P80_DATA EC_RX_P80_CLK

PWR_SUSP_LED# NUM_LED#

1

2

LPC_AD3 LPC_AD2 LPC_AD1 LPC_AD0

EC_RST# EC_SCI#

EC_SMB_CK1 EC_SMB_DA1 EC_SMB_CK2 EC_SMB_DA2

TP_CLK SPI_CS#

R127 4.7K_0402_5%R127 4.7K_0402_5%

TP_DATA

R128 4.7K_0402_5%R128 4.7K_0402_5%

BATT_OVP

BATT_TEMP

ACIN

1000P_0402_50V7K

1

2

U8

1

GA20/GPIO00

2

KBRST#/GPIO0 1

3

SERIRQ#

4

LFRAME#

5

LAD3

7

LAD2

8

LAD1

10

LPC & MISC

LAD0

12

PCICLK

13

PCIRST#/GPIO0 5

37

ECRST#

20

SCI#/GPIO0E

38

CLKRUN#/GPIO1D

55

KSI0/GPIO30

56

KSI1/GPIO31

57

KSI2/GPIO32

58

KSI3/GPIO33

59

KSI4/GPIO34

60

KSI5/GPIO35

61

KSI6/GPIO36

62

KSI7/GPIO37

39

KSO0/GPIO20

40

KSO1/GPIO21

41

KSO2/GPIO22

42

KSO3/GPIO23

43

KSO4/GPIO24

44

KSO5/GPIO25

45

KSO6/GPIO26

46

KSO7/GPIO27

47

KSO8/GPIO28

48

KSO9/GPIO29

49

KSO10/GPIO2A

50

KSO11/GPIO2B

51

KSO12/GPIO2C

52

KSO13/GPIO2D

53

KSO14/GPIO2E

54

KSO15/GPIO2F

81

KSO16/GPIO48

82

KSO17/GPIO49

77

SCL1/GPIO44

78

SDA1/GPIO45

79

SCL2/GPIO46

80

SDA2/GPIO47

6

PM_SLP_S3#/GPIO04

14

PM_SLP_S5#/GPIO07

15

EC_SMI#/GPIO0 8

16

LID_SW# /GPIO0A

17

SUSP#/GPIO0B

18

PBTN_OUT# /GPIO0C

19

EC_PME#/GP IO0D

25

EC_THERM #/GPIO11

28

FAN_SPEED1/FANFB1/GPIO14

29

FANFB2/GPIO1 5

30

EC_TX/GPIO16

31

EC_RX/GPIO17

32

ON_OFF/GPIO18

34

PWR_LE D#/GPIO19

36

NUMLED# /GPIO1A

122

XCLK1

123

XCLK0

KB926QFC0_LQFP128

1

2

1

2

C182C182

1

2

100P_0402_50V8J

C179C179

1

2

100P_0402_50V8J

C115C115

1

2

100P_0402_50V8J

1

2

Int. K/B

Int. K/B Matrix

Matrix

SM Bus

+5VS

+EC_AVCC

9

22

33

96

111

125

67

VCC

PWM Output

AD Input

DA Output

PS2 Interface

SPI Device Interface

SPI Flash ROM

GPIO

GPO

GPIO

GPI

GND

11

24

35

94

113

AVCC

INVT_PW M/PWM1/GPIO0F

BEEP#/PWM2/GPIO10

FANPWM 1/GPIO12

ACOFF/FANP WM2/GPIO13

BATT_TEM P/AD0/GPIO38

BATT_OVP/AD1/GPIO39

ADP_I/AD2/GP IO3A

AD3/GPIO3B AD4/GPIO42

SELIO2#/AD5/GP IO43

DAC_BRIG/D A0/GPIO3C

EN_DFAN1 /DA1/GPIO3D

IREF/DA2/GPIO3 E

DA3/GPIO3F

PSCLK1/GPIO4 A PSDAT1/GPIO4 B PSCLK2/GPIO4 C

PSDAT2/GPIO4 D

TP_CLK/PSCLK3/GPIO4E

TP_DATA/PSDAT3/GPIO4F

SDICS#/GPXOA00 SDICLK/GPXOA01

SDIDO/GPXOA02

SDIDI/GPXID0

SPIDI/RD#

SPIDO/WR#

SPICLK/GPIO58

SPICS#

CIR_RX/GPIO40

CIR_RLC_TX/GPIO41

FSTCHG/SEL IO#/GPIO50

BATT_CHGI_ LED#/GPIO52

CAPS_LED #/GPIO53

BATT_LOW_LED#/GPIO54

SUSP_LED #/GPIO55

SYSON/GPIO56

VR_ON/XCLK32K/GPIO57

AC_IN/GPIO59

EC_RSMRST#/GPXO03 EC_LID_OUT#/GPXO04

EC_ON/GPXO05

EC_SWI#/GPXO06

ICH_PWROK/GPXO06

BKOFF#/GPXO08

WL_OFF#/GPXO09

GPXO10 GPXO11

PM_SLP_S4#/GPXID1

ENBKL/GPXID2

GPXID3 GPXID4 GPXID5 GPXID6 GPXID7

V18R

AGND

69

change C116 form 1U to 4.7U 12/22

ECAGND

21 23 26 27

63 64 65 66 75 76

68 70 71 72

83 84 85 86 87 88

97 98 99 109

119 120 126 128

73 74 89 90 91 92 93 95 121 127

100 101 102 103 104 105 106 107 108

110 112 114 115 116 117 118

124

20mil

INVT_PW M BEEP#

ACOFF

BATT_TEMP BATT_OVP

BRD_ID

EN_DFAN1 IREF

USB_ON#

TP_CLK TP_DATA

LID_SW#

FRD#SPI_SO FWR#SPI_SI SPI_CLK FSEL#SPICS#

BATT_GRN_LED# CAPS_LED# BATT_AMB_LED# PWR_LED#

SYSON

EC_LID_OUT#

EC_ON

EC_THERM#

SUSP#

PBTN_OUT#

INVT_PWM (13) BEEP# (20)

ACOFF (34)

BATT_TEMP (32) BATT_OVP (34) ADP_I (34)

EN_DFAN1 (28) IREF (34) CALIBRATE# (34)

EC_MUTE# (21) USB_ON# (28) BATT_AMB_LED_1# (22)

BT_LED# (26)

TP_CLK (27)

TP_DATA (27)

BT_ON# (19)

12

R660 47K_0402_5% R660 47K_0402_5%

DEL R79 ,R92 and change net name to WWAN_WAKEUP# 11/17

WWAN_WAKEUP# (19)

FSTCHG (34)

BATT_GRN_LED# (26)

CAPS_LED# (26)

BATT_AMB_LED# (26) PWR_LED# (26) SYSON (29,35)

VR_ON (37) ACIN (17,31)

EC_RSMRST# (17)

EC_LID_OUT# (17) EC_ON (26)

BKOFF# (13)

WL_OFF# (19)

WXMIT_OFF# (19)

PM_SLP_S4# (17)

GMCH_ENBKL (8) EAPD (20) EC_THERM# (17) SUSP# (29,34,35,36) PBTN_OUT# (17)

LAN_WAKE# (24)

1

C116

4.7U_0603_6.3V6K

2

DEL R90 and WWAN_LED_R# on pin 85 11/17

change EC signal name form BT_OFF# to BT_ON# 11/16

+3VALW

add R660 pull up +3VALW 01/14

change R24 from 10k to 47K R103 from 0 to 2.2K 12/22

RB751V-40TE17_SOD323-2

D12

@D12

@

1 2

1

2.2K_0402_5%

change D12,R103,R104 BOM structure 11/16

ENE suggesttion at C0 revision

change C117 BOM structure 12/24

del R76 12/14

C117

SPI_CLK_R

12

10P_0402_50V8J

R88,C117 close to EC

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/08/04 2007/8/18

Compal Secret Data

Deciphered Date

LID_SW# (26)

ICH_POKICH_POK_EC

R103

2

1 2

R104 10K_0402_5%

@

SPI_CS#

+3VALW

1

C122

0.1U_0402_16V4Z

FSEL#SPICS#

SPI_CLK

2

R77 0_0402_5%R77 0_0402_5%

2

R88 22_0402_5%R88 22_0402_5%

2

R89 0_0402_5%R89 0_0402_5%

change R88 form 0 ohm to 22 ohm 12/24

change R120 and R126 to PVT ID 01/14

+3VALW

Ra

R120

<BOM Structure>R120

100K_0402_5%

1 2

BRD_ID

R126

R126 18K_0402_1%

18K_0402_1%

Rb

1 2

BOARD ID Table

ID

R24

1

ICH_POK (6,17)

+3VS

ICH_POK

BRD ID

R01 (EVT)

0

1

R02 (DVT)

2

R03 (PVT)

3

R10A (MP)

47K_0402_5%

2

change D12,R104 BOM structure 12/22

RB751V-40TE17_SOD323-2

U19

1 3 7 4

MX25L512AMC-12G_SO8

@

Move R24 from P17 to P25 11/18

D19

12

VCC

SCLK

8 6 5

SI

2

SO

CS# WP# HOLD# GND

NC 100K 100K 100K

SPI_CLK_R SPI_SI SPI_SO

Ra

VGATE (12,17,37)

+3VALW

8M SPI ROM

20mils

1

SPI_CLK_R

1

SPI_SI FW R#SPI_SI FRD#SPI_SO

1

U10

8

VCC

3

W

7

HOLD

1

S

6

C

5

D

SST25LF080A_SO8-200mil

Title

Size Document Number Rev

Custom

Date: Sheet

4

VSS

SPI_SO

2

Q

Compal Electronics, Inc.

R80 0_0402_5%R80 0_0402_5%

KB926/BIOS

KAV60 LA-5141P

1

2

Rb Vab

0

8.2K 18K NC

25 40Sunday, February 22, 2009

0.25V

0.50V

of

0V

3.3V

0.2

ON/OFF switch

change J1,J3(43 x 79) to R186,R193(0_0805) 11/16

7236LGH

@

R186

R193

12

0_0805_5%

@

12

0_0805_5%

%RWWRP6LGH

ON/OFFBTN#

EC_ON(25)

10K_0402_5%

DAN202U_SC70

EC_ON

R3

D14

1

2

G

1 2

DEL LID Switch 11/21

KSO1

BT_BTN# KSI2

Change SW4 P/N to SN111005800 01/13

Bluetooth Button

SW4

KSO1 KSI2

KSO1 (22,25,27)

2

4

SKRBAAE010_4P

BT@

change JP2 Conn 12/01

+3VS

+3VALW +3VS

R347

100K_0402_5%

1 2

ON/OFF#

2

3

51ON#

2

C4

1000P_0402_50V7K

1

ON/OFF# (25)

51ON# (31)

12

D1

D1 @

@

RLZ20A_LL34

change JP2 Conn 11/25

PWR_LED#(25)

PWR_SUSP_LED#(25)

LID_SW#(25)

change D1 BOM structure 12/22

13

D

Q1

Q1 2N7002W-T/R7_SOT323-3

2N7002W-T/R7_SOT323-3

S

change Q1 form 2N70002_SOT23 to 2N7002W-T/R7_SOT323-3 11/17

change JP2 from 6 pin to 8 pin 11/21

Change PWR_LED and PWR_SUSP_LED Net name 01/13

To PWR/B Conn.

+5VS +5VALW +3VALW

ON/OFFBTN# PWR_LED# PWR_SUSP_LED# LID_SW#

JP2

1

2

3

4

5

6

7

8

9

GND

10

GND

ACES_85201-08051

CONN@

change R518 from 300 to 422 ohm 02/06

1

KSI2 (25,27)

3

change D33 P/N from SC10T24C000 to SCA00000A00 and BOM structure 12/22

D33

PJDLC05_SOT23-3

Bluetooth LED

+5VS +5VS +5VS +5VS

follow JAWD0

21

LED4

LED4 HT-191NBQA_BLUE_0603

HT-191NBQA_BLUE_0603

BT@

HARVATEK

BT_LED_R#

KSI2

KSO1

2

3

1

1 2

20080623

(BLUE)

R518

422_0603_1%

BT@

BT_LED# (25)

R2,R4,R518 close to EC 12/03 R1 close to Q3 12/03

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MEDIA_LED NUM_LED CAPS_LED

(GREEN)

21

LED3

HT-191UYG-DT YEL/GRN_0603

MEDIA_LED_R#

R1

200_0402_1%

2006/08/18 2007/8/18

LED

5IN1_LED#(22)

SATA_LED#(16)

SDIO_LED#(27)

+5VALW change to +3VALW 12/17

+3VALW

follow JAWD0 20080623

change R284 from 150 ohm to 300 ohm R286 from 120 ohm to 100 ohm 01/23

LED5

MEDIA_LED#

12

change R1,R2,R4 from 300 to 200 ohm 02/06

Compal Secret Data

Deciphered Date

12

R195

10K_0402_5%@

SATA_LED# MEDIA_LED#

1

300_0402_5%

1

100_0402_1%

R284

R286

4

+3VS

2

(GREEN) (GREEN)

21

HT-191UYG-DT YEL/GRN_0603

NUM_LED_R#

R2

12

200_0402_1%

Q45A

2

2N7002DW-T/R7_SOT363-6

61

3

Q45B

5

2N7002DW-T/R7_SOT363-6

Q3

Q3 2N7002W-T/R7_SOT323-3

2N7002W-T/R7_SOT323-3

D

S

D

S

13

G

SDIO@

2

LED2

60@

LED2

60@

BATT_AMB_LED#

A

4 3

BATT_GRN_LED#

YG

2 1

HT-297DQ-GQ_AMB-YG

MEDIA_LED#SDIO_LED#

change Q3 from 2N70002_SOT23 to 2N7002W-T/R7_SOT323-3 11/16

Compal Footprint

3

1

BATT_AMB_LED# (25)

BATT_GRN_LED# (25)

LED2

HT-297DQ-GQ_AMB-YG

80@

change LED2 BOM

21

LED6

HT-191UYG-DT YEL/GRN_0603

CAPS_LED_R#

R4

NUM_LED# (25) CAPS_LED# (25)

R4

200_0402_1%

Title

Size Document Number Rev

B

Date: Sheet

structure 02/18

12

Compal Electronics, Inc.

LID SW/LED/CMOS

KAV60 LA-5141P

4

2

0.2

of

26 40Sunday, February 22, 2009

5

4

3

2

1

SWAP JP12 11/26

D D

KSI[0..7]

KSO[0..15]

KSI0

C144 100P_0402_50V8J C144 100P_0402_50V8J

C133 100P_0402_50V8J C133 100P_0402_50V8J

KSI1

C140 100P_0402_50V8J C140 100P_0402_50V8J

KSI2

C141 100P_0402_50V8J C141 100P_0402_50V8J

KSI3

C137 100P_0402_50V8J C137 100P_0402_50V8J

KSI4

C138 100P_0402_50V8J C138 100P_0402_50V8J

KSI5

C135 100P_0402_50V8J C135 100P_0402_50V8J

KSI6

C134 100P_0402_50V8J C134 100P_0402_50V8J

KSI7

C139 100P_0402_50V8J C139 100P_0402_50V8J

C C

KSO0

C143 100P_0402_50V8J C143 100P_0402_50V8J

KSO1

C131 100P_0402_50V8J C131 100P_0402_50V8J

KSO2

C132 100P_0402_50V8J C132 100P_0402_50V8J

KSO3

1 2

KSI[0..7] (22,25,26)

KSO[0..15] (22,25,26)

KSO4

C145 100P_0402_50V8J C145 100P_0402_50V8J

1 2

C142 100P_0402_50V8J C142 100P_0402_50V8J

KSO5

KSO6

KSO7

KSO8

KSO9

KSO10

KSO11

KSO12

KSO13

KSO14

KSO15

1 2

C148 100P_0402_50V8J C148 100P_0402_50V8J

1 2

C146 100P_0402_50V8J C146 100P_0402_50V8J

1 2

C147 100P_0402_50V8J C147 100P_0402_50V8J

1 2

C136 100P_0402_50V8J C136 100P_0402_50V8J

1 2

C129 100P_0402_50V8J C129 100P_0402_50V8J

1 2

C128 100P_0402_50V8J C128 100P_0402_50V8J

1 2

C126 100P_0402_50V8J C126 100P_0402_50V8J

1 2

C127 100P_0402_50V8J C127 100P_0402_50V8J

1 2

C124 100P_0402_50V8J C124 100P_0402_50V8J

1 2

C125 100P_0402_50V8J C125 100P_0402_50V8J

1 2

KSI0 KSI1 KSI2 KSO0 KSO1 KSO2 KSI3 KSO3 KSO4 KSO5 KSO6 KSO7 KSO8 KSI4 KSO9 KSI5 KSI6 KSO10 KSO11 KSI7 KSO12 KSO13 KSO14 KSO15

CONN@

ACES_85201-24051

26

GND2

25

GND1

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

JP12

TP_DATA(25)

TP_CLK(25)

2

1

LEFT_BTN#

RIGHT_BTN#

3

D18

D18 PJDLC05_SOT23-3

PJDLC05_SOT23-3

INT_KBD Conn.

To SDIO Conn.

JP6

B B

(6,15,17,19,24,25) PLTRST#

SDIO_LED#(26)

PCIE_PTX_C_IRX_P2(17) PCIE_PTX_C_IRX_N2(17)

PCIE_ITX_C_PRX_P2(17)

PCIE_ITX_C_PRX_N2(17)

CLK_PCIE_CARD(12)

CLK_PCIE_CARD#(12)

SDIO_LED# PLTRST#

PCIE_PTX_C_IRX_P2 PCIE_PTX_C_IRX_N2

PCIE_ITX_C_PRX_P2 PCIE_ITX_C_PRX_N2

CLK_PCIE_CARD CLK_PCIE_CARD#

+3VS

swap JP6 pin define 12/08

swap CLK_PCIE_CARD and CLK_PCIE_CARD# 12/16

1

2

3

4

5

6

7

8

9

10

11

12

13

GND1

14

GND2

ACES_87213-1200G

CONN@

change D18 P/N from SC10T24C010 to SCA00000A00 and BOM structure 12/22

change D9 P/N from SC10T24C010 to SCA00000A00 and BOM structure 12/22

EC DEBUG PORT

EC_TX_P80_DATA (19,25) EC_RX_P80_CLK (19,25)

To TP/B Conn.

LEFT_BTN#

1

C158

C158 100P_0402_50V8J

100P_0402_50V8J

2

SW2

SW2 SMT1-05-A_4P

SMT1-05-A_4P

5

6

EC_TX_P80_DATA EC_RX_P80_CLK

+5VS

1

2

RIGHT_BTN#

C156

0.1U_0402_16V4Z

JP14

1

2

3

4

ACES_85205-0400

CONN@

TP_DATA

TP_CLK

C157

100P_0402_50V8J

LEFT_BTN# RIGHT_BTN#

3

4

+3VALW

SWAP JP11 01/13

CONN@

ACES_87151-1207G

12 11 10

9 8 7 6 5 4 3 2 1

SW3

SW3 SMT1-05-A_4P

SMT1-05-A_4P

3

4

JP11

2

12 11 10 9 8 7 6 5 4 3 2 1

3

1

5

6

14

G14

13

G13

TP_CLK

TP_DATA

D9

D9 PJDLC05_SOT23-3

PJDLC05_SOT23-3

1

2

A A

Security Classification

2006/08/18 2007/8/18

Issued Date

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/08/18 2007/8/18

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

KB/SDIO/TP/LPC Debug CONN

KAV60 LA-5141P

1

of

27 40Sunday, February 22, 2009

0.2

A

B

C

D

E

U2 Change to SA000033H00 12/24

1 1

R130

100K_0402_5%

+5VALW

1 2

Change R130 from 200K to 100K and change BOM structure 12/29

C34C34

0.1U_0402_16V4Z 0.1U_0402_16V4Z

12

USB_ON#(25)

USB_ON#

Change to SA00002XX00 20080916

VOUT

FLG

+USB_VCCA

8 72 6 5

U2

1

GND VIN VOUT

3

VIN

4

EN

RT9711PS_SO8

1

C16

1000P_0402_50V7K

@ 1000P_0402_50V7K @

2

USB_OC#0 (17)

150U_B2_6.3VM

Change C231 P/N to SGA00001E00 01/13

change R130 BOM structure 11/16

change D29 P/N from SC300000O00 to SC300000B00 and BOM structure 12/22

SWAP D29 Pin Define 12/10

USB CONN. 1

+USB_VCCA

1

+

C231

<BOM Structure> 2

USB20_N0(17)

USB20_P0(17)

W=80mils

1

C15

330P_0402_50V7K

2

USB20_N0 USB20_P0

change JUSB1 Conn 12/08

JUSB1

1

VCC

2

D-

3

D+

4

GND

5

GND1

6

GND2

7

GND3

8

GND4

SUYIN_020173MR004S10DZL

CONN@

2 2

del D29 ,L9,R144,R136 01/16

change D5 BOM

U3 Change to SA000035G00

structure 01/23

12/31

del D8 and change

Change U3 from SA000035G00 to SA000022J00 02/06

FAN1 Conn

+5VS

+VCC_FAN1

EN_DFAN1(25)

3 3

1

R46 330_0402_5%R46 330_0402_5%

20080430 Add soft-start for +5VS drop issue

VSETEN_DFAN1

2

1

C427C427

0.01U_0402_25V7K 0.01U_0402_25V7K

2

C10 10U_0805_10V4Z C10 10U_0805_10V4Z

1

2

U3

1

VEN

2

VIN

3

VO

4

VSET

G993P1UF_SOP8

Change to SA000022J00<RICHTEK> 20080227

FAN_SPEED1(25)

GND GND GND GND

8 7 6 5

+3VS

12

R305

R305 10K_0402_5%

10K_0402_5%

1

C393

C393 1000P_0402_50V7K

1000P_0402_50V7K

2

+5VS

D5 P/N 12/05

2

3

D5

@ D5

@

DAN217_SC59

40mil

+VCC_FAN1

1

C396

C469

1 2

4.7U_0603_6.3V6K

1 2

4.7U_0603_6.3V6K

C399

1000P_0402_50V7K

2

1

ACES_85204-0300N

JP13

1 2 3

4 5

change JP13 Conn 11/25

1 2 3

GND GND

CONN@

C2C2

0.1U_0402_16V4Z 0.1U_0402_16V4Z

del JP3 11/26

+5VALW

1

2

USB_ON#

U7

1

GND

VOUT

VIN VOUT

3

VIN

VOUT

4

FLG

EN

RT9711PS_SO8

Change to RT9715 PN:SA00002XX00

add U7 11/26

U7 Change to SA000033H00 12/24

+USB_VCCC

8 72 6 5

1

C19

1000P_0402_50V7K

@ 1000P_0402_50V7K @

2

USB_OC#2_3 (17)

change C396 from 10U/0806 to 4.7U/0603 01/22

4 4

add C469 01/22

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A

B

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

D

Date: Sheet

Compal Electronics, Inc.

USB PORTS/FAN

KAV60 LA-5141P

28 40Sunday, February 22, 2009

E

0.2

of

A

1 1

B

C

D

E

+5VALW

8 7

1

C96

C97

10U_0805_10V4Z

2 2

10U_0805_10V4Z

+VSB

2

10U_0805_10V4Z

1 2

R68

R68 22K_0402_5%

22K_0402_5%

SUSP

2

5

5VS_GATE

61

Q8A

2N7002DW-T/R7_SOT363-6

Q6 SI4800BDY-T1-E3_SO8 Q6 SI4800BDY-T1-E3_SO8

4

1

C108

0.1U_0603_25V7K

2

change R68 from 200K to 22K 12/10

3 3

1 2 36

+5VS

C74

10U_0805_10V4Z

2N7002DW-T/R7_SOT363-6

+2.5VS

R169@

R169@ 470_0603_5%470_0603_5%

1 2

13

D

Q15

2

G

2N7002W-T/R7_SOT323-3 @

S

1

2

SUSP

1

C76

2

1U_0603_10V4Z

R50

Q8B

R50

470_0603_5%

1 2

3

5

4

SUSP

C215

10U_0805_10V4Z

+VSB

1

2

change R185 from 200K to 33K 12/10

del +1.5VS,+VCCP,+0.9VS,+1.8V Discharge pathR18,R280,R61,R279 Q2,Q24,Q7,Q23 11/17

+3VALW +3VS

8 7

1

C214

2

10U_0805_10V4Z

1 2

R185

R185 33K_0402_5%

33K_0402_5%

SUSP

5

61

Q17A

2

2N7002DW-T/R7_SOT363-6

4

1

C255

0.1U_0603_25V7K

2

Q12 SI4800BDY-T1-E3_SO8 Q12 SI4800BDY-T1-E3_SO8

1 2 36

1

C201

C202

10U_0805_10V4Z

2

1U_0603_10V4Z

2N7002DW-T/R7_SOT363-6

1

2

Q17B

R179

470_0603_5%

1 2 3

5

4

SUSP

SYSON#

100K_0402_5%

SUSP

SYSON

R298

SYSON (25,35)

SUSP(36)

SUSP# (25,34,35,36)

+5VALW

2

+5VALW CHANG TO VL 11/16

RTCVREF

1 2

5

R302

R302 100K_0402_5%

100K_0402_5%

1 2

61

Q28A

2N7002DW-T/R7_SOT363-6

VL

R297

R297 100K_0402_5%

100K_0402_5%

@

1 2

3

Q28B

2N7002DW-T/R7_SOT363-6

4

+3VALW TO +3VS+5VALW TO +5VS

change Q2,Q15,Q24,Q7,Q23 form 2N70002_SOT23 to 2N7002W-T/R7_SOT323-3 11/17

4 4

A

B

change R18,R169,R280,R61,R279 Q2,Q15,Q24,Q7,Q7,Q23 BOM structure 11/16

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PR IOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

C

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

B

Date: Sheet

D

Date: Sheet

Compal Electronics, Inc.

DC INTERFACE

KAV60 LA-5141P

29 40Sunday, February 22, 2009

E

0.2

of

H29

H29 H

H

@

1

H_3P0 X 4P3N

update Screw 12/04

del H11 H_3P0N 12/10

H18

H18 H

H

H_3P1N

@

1

H1

H16

H22

H3

H

@

1

H

@

1

H10

H10 H

H

H_3P3N

@

1

H14

H26

H28

H27

H

@

1

@

1

H26

H

@

1

change H18 from 3P2N to 3P1N 02/22

@

del H31 01/16

H17

H17 H

H

@

1

change H17 from H_2P5 to H_2P5 X 4P4

H_2P5 X 4P4

H30

H30 H

H

H19 H

H

@

1

@

1

H

@

1

H_3P3

H20

H15

H19

add H32 12/17

modify H15,H19,H20,H29,H30 12/17

update H15,H19,H20,H30 from 3P8 to 3P6 01/22

update H15,H19,H20,H30 from 3P6 to 3P3 02/22

FM4@FM4

FM2@FM2

FM3@FM3

@

1

FIDUCIAL_C40M80

1

Security Classification

2006/08/18 2007/8/18

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Num ber Rev

B

Date: Sheet

Compal Electronics, Inc.

Screw

KAV60 LA-5141P

30 40Sunday, February 22, 2009

0.2

of

FM1@FM1

@

1

A

1 1

PL1

SMB3025500YA_2P

1 2

12

PC4

100P_0402_50V8J

SP02000GC00

PJP1

4

6

4

GND

3

5

3

GND

2

1

ACES 88266-04001

CONN@

DC_IN_S1 PACIN

12

PC3

PC3 1000P_0402_50V7K

1000P_0402_50V7K

B

12

PC2

PC2 100P_0402_50V8J

100P_0402_50V8J

VIN

12

PC1

PC1 1000P_0402_50V7K

1000P_0402_50V7K

C

PR1

1M_0402_1%

1 2

12

1

VS

8

PU1A

P

+

0

-

G

LM358DT_SO8

4

22K_0402_5%

1 2

3

2

0.1U_0603_25V7K 0.1U_0603_25V7K

10K_0402_5%

1 2

PR5

PC6PC6

PR8

12

PR2

@PR2

@

10K_0402_5%

PR4

100K_0402_1%

ACIN (17,25)

1 2

10K_0402_5%

PR7

12

PD3

PD3 RLZ4.3B_LL34

RLZ4.3B_LL34

PR102

10K_0402_5%

12

D

VINVIN

12

PR3PR3

84.5K_0402_1% 84.5K_0402_1%

12

PR6

PR6 20K_0402_1%

20K_0402_1%

12

PC5

PC5 1000P_0402_50V7K

1000P_0402_50V7K

RTCVREF

PACIN(34)

2 2

PBJ1

- +

12

ML1220T13RE

45@

PD5

RLS4148_LL34-2

3 3

+CHGRTC

4 4

BATT+

51ON#(26)

PR15

560_0603_5%

1 2

CHGRTCP

PR16

560_0603_5%

1 2

PR11

200_0603_5%

1 2

100K_0402_1%

PR13

22K_0402_1%

1 2

RTCVREF

3.3V

12

PC9

PC9 10U_0805_10V4Z

10U_0805_10V4Z

+RTCBATT

12

PR12

+RTCBATT

12

PU2

3

OUT

G920AT24U_SOT89-3

N1

12

PC7PC7

0.22U_1206_25V7K 0.22U_1206_25V7K

IN

GND

1

PQ1

TP0610K-T1-E3_SOT23-3

2

12

PR14

PR14 200_0603_5%

200_0603_5%

N2

2

12

PC10

PC10 1U_0805_25V4Z

1U_0805_25V4Z

PR9

68_1206_5%

13

VIN

PD4

RLS4148_LL34-2

1 2

12

PC8PC8

0.1U_0603_25V7K 0.1U_0603_25V7K

PR10

PR10 68_1206_5%

68_1206_5%

VS

PJ2

+3VALWP +3VALW

0.1U_0402_16V7K 0.1U_0402_16V7K

+5VALWP

0.1U_0402_16V7K 0.1U_0402_16V7K

+VSBP +VSB

0.1U_0402_25V6 0.1U_0402_25V6

+1.05VSP +VCCP

0.1U_0402_16V7K 0.1U_0402_16V7K

2

PC123PC123

PC124PC124

PC125PC125

PC126PC126

JUMP_43X118

(4.69A,200mils ,Via NO.= 10)

1 2

PJ4

2

JUMP_43X118

(5.58A,240mils ,Via NO.= 12)

1 2

PJ6

2

JUMP_43X39

(120mA,40mils ,Via NO.= 2)

1 2

PJ8

2

JUMP_43X118

(7.09A,300mils ,Via NO.=16) (0.14A,40mils ,Via NO.=2)

1 2

Min. Typ Max. H-->L 16.976V 17.525V 17.728V L-->H 17.430V 17.901V 18.384V

1 12

Vin Dectector

+5VALW

PJ3

PC130PC130

PC129PC129

PC128PC128

PC127PC127

2

1 12

JUMP_43X118

(3.464A,160mils ,Via NO.=8)

1 2

PJ5

2

1 12

JUMP_43X39

(1A,40mils ,Via NO.=2)

1 2

PJ7

2

1 12

JUMP_43X118

(4.6A,200mils ,Via NO.=10)

1 2

PJ9

2

1 12

JUMP_43X39

1 2

+0.9VS+0.9VSP

+1.8V+1.8VP

+1.5VSP +1.5VS

0.1U_0402_16V7K 0.1U_0402_16V7K

+2.5VSP +2.5VS

0.1U_0402_16V7K 0.1U_0402_16V7K

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A

B

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2007/09/20 2008/09/20

Compal Secret Data

Deciphered Date

C

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

Compal Electronics, Inc.

DCIN & DETECTOR

KAV60

D

31 40Sunday, February 22, 2009

of

0.1

A

B

C

D

PH1 under CPU botten side :

CPU thermal protection at 92 degree C Recovery at 56 degree C

12

PR25

PR25 100K_0402_1%

100K_0402_1%

VL

47K_0402_1%

1 2

8

3

P

+

2

-

G

LM393DG_SO8

4

PR23

100K_0402_1%

PH1

VL

12

0.1U_0603_25V7K 0.1U_0603_25V7K

PR19

7.32K_0402_1%

1 2

PR22

17.4K_0402_1%

PC11PC11

TM_REF1

12

PC15PC15

1000P_0402_50V7K 1000P_0402_50V7K

VMB

PL2

1 1

OCTEK_tBTJ-0811050

GND1 GND2

PJP2

BATT_S1

1

2

EC_SMCA

3

EC_SMDA

4

5

6 7

PR20

100_0402_1%

PR21

PR21 100_0402_1%

100_0402_1%

1 2

12

PR26

PR26 1K_0402_1%

1K_0402_1%

PR24

6.49K_0402_1%

12

SMB3025500YA_2P

1 2

12

PC12

PC12 1000P_0402_50V7K

1000P_0402_50V7K

+3VALWP

PL2

BATT+

12

PC13PC13

0.01U_0402_25V7K 0.01U_0402_25V7K

100K_0603_1%_TSM1A104F4361RZ

PC14PC14

0.22U_0603_10V7K 0.22U_0603_10V7K

PR18

O

PU3A

12

VL

PR17

PR17 47K_0402_1%

47K_0402_1%

1 2

PD6

RLS4148_LL34-2

1

VL

2

12

13

PQ2

PQ2 DTC115EUA_SC70-3

DTC115EUA_SC70-3

MAINPWON (33)

2 2

PQ3

B+

100K_0402_1%

3 3

100K_0402_1%

VL

PR33

100K_0402_1%

SPOK(33)

1 2

PR34

PR34 0_0402_5%

0_0402_5%

13

D

PQ4

2

2N7002W-T/R 7_SOT323-3

G

S

12

PC19

@

0.1U_0402_16V7K

PR29

1 2

PR31

22K_0402_1%

12

PC16

@

TP0610K-T1-E3_SOT23-3

0.22U_1206_25V7K

2

BATT_TEMP (25)

EC_SMB_CK1 (25)

EC_SMB_DA1 (25)

13

12

PH2 near main Battery CONN :

BAT. thermal protection at 92 degree C Recovery at 56 degree C

VL

PR27

@PR27

O

PU3B

7

@

47K_0402_1%

1 2

@PD7@

LL4148_LL34-2

PD7

12

VL

12

PH2

@PH2

100K_0603_1%_TH11-4H104FT

+VSBP

PC17

@

0.1U_0603_25V7K

100K_0603_1%_TH11-4H104FT

0.22U_0603_16V7K 0.22U_0603_16V7K

@

PR30

13.7K_0402_1% @

@13.7K_0402_1%

1 2

12

PC18@ PC18

@

PR32@ PR32

@

15.4K_0402_1% 15.4K_0402_1%

TM_REF1

@PR28

@

47K_0402_1%

1 2

VL

5

+

6

-

PR28

8

P

G

LM393DG_SO8

4

4 4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A

B

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2007/09/20 2008/09/20

Compal Secret Data

Deciphered Date

C

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

Compal Electronics, Inc.

BATTERY CONN / OTP

KAV60

D

32 40Sunday, February 22, 2009

of

0.1

5

4

3

2

1

ISL6237_B+

PR35

PJ10

2

B+

D D

C C

B B

+3.3VALWP Ipeak=4.687A ; Imax=3.281A Choke DCRmax=65.6m ohm Rds(on)=16.5m ohm(max) ; Rds(on)=13.5m ohm(typical) Vlimit=(5E-06 * 200K)/10=100mV Ilimit=100mV/16.5m ~100mV/13.5m =6.06A ~ 7.41A Iocp=Ilimit+Delta I/2 =6.614A ~ 7.964A Delta I=1.108A (Freq=300KHz)

112

JUMP_43X118

+3VALWP

PC30

150U_B2_6.3VM_R45M

PC30

12

PC22PC22

PC21PC21

PC20PC20

4.7U_0805_25V6-K 4.7U_0805_25V6-K

PL3PL3

8.2UH_FDV0630-8R2M=P3_3.7A_20% 8.2UH_FDV0630-8R2M=P3_3.7A_20%

1 2

1

2

12

PR38

+

PR38 0_0402_5%

0_0402_5%

PR42

@ PR42

@

10K_0402_1%

1 2

680P_0402_50V7K

VS

PD12

1SS355TE-17_SOD323-2

PD12

2200P_0402_50V7K 2200P_0402_50V7K

PR36PR36

4.7_1206_5% 4.7_1206_5%

PC33

PD8

GLZ5.1B_LL34-2

1 2

12

1 2

100K_0402_1%

PQ5

PQ5 SI7326DN-T1-E3_PAK1212-8

SI7326DN-T1-E3_PAK1212-8

3 5

241

PQ7

PQ7 SI7716DN-T1-E3_PAK1212-8

SI7716DN-T1-E3_PAK1212-8

3 5

241

PR46

PR47

200K_0402_1%

806K_0603_1%

0_0402_5%

1 2

PR54

PR52

PC37PC37

0.22U_0603_10V7K 0.22U_0603_10V7K

1 2

VL

1 2

12

MAINPWON(32)

PQ35

2

PQ35

TP0610K-T1-E3_SOT23-3

PR35

0_0805_5%

1 2

PR37 0_0603_5%PR37 0_0603_5%

PC31PC31

0.1U_0603_25V7K 0.1U_0603_25V7K

1 2

PC36 0.22U_0603_10V7K PC36 0.22U_0603_10V7K

@ PR50

@

0_0402_5%

PR55

@ PR55

@

47K_0402_5%

1 2

12

PC38PC38

0.047U_0603_16V7K 0.047U_0603_16V7K

0.1U_0603_25V7K 0.1U_0603_25V7K

DH3

BST3A

12

LX3

DL3

FB3

VL

2VREF_ISL6237

1 2

PR50

1 2

12

@

0.047U_0402_16V7K 0.047U_0402_16V7K

PC26PC26

33

26

24

25

23

30

32

1

8

20

4

14

27

PR51

0_0402_5%

1 2

2VREF_ISL6237

PC39@ PC39

1 2

PU4

TP

UGATE2

BOOT2

PHASE2

LGATE2

OUT2

REFIN2

REF

LDOREFIN

NC

EN_LDO

EN1

EN2

PC146

1U_0603_10V6K

PC27PC27

6

VIN

NC

5

1 2

1U_0603_10V6K 1U_0603_10V6K

3

7

LDO

VCC

UGATE1

BOOT1

PHASE1

LGATE1

TON

GND

2

21

12

PR53

PR53 0_0402_5%

0_0402_5%

2VREF_ISL6237

VL

12

PC28PC28

4.7U_0805_6.3V6K 4.7U_0805_6.3V6K

19

PVCC

PGND

OUT1

FB1

BYP

SKIP

POK2

POK1

ILIM1

ILIM2

TPS51427_QFN32_5X5

15

17

16

18

22

10

11

9

29

28

13

12

31

DH5

BST5A

0.1U_0603_25V7K 0.1U_0603_25V7K

LX5

DL5

FB5

ILM1

ILIM2

PQ6

PQ6 SI7326DN-T1-E3_PAK1212-8

SI7326DN-T1-E3_PAK1212-8

3 5

241

PC29

1U_0603_10V6K

1 2

PR40 0_0603_5%PR40 0_0603_5%

12

PC32PC32

1 2

@@ PR44 0_0402_5% PR44 0_0402_5%

1 2

12

PR45 0_0402_5% PR45 0_0402_5%

226K_0402_1%

PR48

PR48 255K_0402_1%

255K_0402_1%

12

PR49

PQ8

PQ8 SI7716DN-T1-E3_PAK1212-8

SI7716DN-T1-E3_PAK1212-8

3 5

241

VL

SPOK (32)

+5VALWP Ipeak=8.444A ; Imax=5.91A Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical) Vlimit=(5E-06 * 330K)/10=165mV Ilimit=165mV/18m ~ 165mV/15m =9.167A ~ 11A Iocp=Ilimit+Delta I/2 =10.147A ~ 11.980A Delta I=1.96A (Freq=400KHz)

ISL6237_B+

12

PC23PC23

4.7U_0805_25V6-K 4.7U_0805_25V6-K

8.2UH_FDV0630-8R2M=P3_3.7A_20% 8.2UH_FDV0630-8R2M=P3_3.7A_20%

1 2

PR39

4.7_1206_5%

1 2

PC34

680P_0402_50V7K

PC25PC25

PC24PC24

4.7U_0805_25V6-K 4.7U_0805_25V6-K

PL4PL4

12

2200P_0402_50V7K 2200P_0402_50V7K

PR41

PR43

61.9K_0402_1% @

1 2

0_0402_5%

1 2

+5VALWP

1

+

PC35

PC35 150U_B2_6.3VM_R45M

150U_B2_6.3VM_R45M

2

A A

5

4

1 3

Security Classification

2007/09/20 2008/09/20

Issued Date

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2007/09/20 2008/09/20

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Compal Electronics, Inc.

+5VALWP/+3VALWP

KAV60

33 40Sunday, February 22, 2009

1

0.1

of

A

P2

PQ10

PQ10 P1403EVG_SO8

PD13

DTA144EUA_SC70-3

2

PQ44

PACIN

DTC115EUA_SC70-3

ACOFF

PD13

12

B340A_SMA2

PQ33

2

13

PQ34

PQ34 DTC115EUA_SC70-3

DTC115EUA_SC70-3

22K_0402_5%

1 2

PR197

PQ41

1 2

1 3

PQ39

2

G

13

2

VIN

1 1

12

PR152

PR152 47K_0402_1%

47K_0402_1%

13

D

2

G

S

2N7002W-T/R 7_SOT323-3

2 2

PACIN(31)

ACOFF(25)

1 2 3 6

12

PR59

PR59 200K_0402_1%

200K_0402_1%

PC45PC45

0.1U_0603_25V7K 0.1U_0603_25V7K

12

PR193

PR193 150K_0402_1%

150K_0402_1%

13

D

2N7002W-T/ R7_SOT323-3

S

IREF(25)

P1403EVG_SO8

4

8 7

5

PC147PC147

5600P_0402_25V7K 5600P_0402_25V7K

FSTCHG(25)

0.01U_0402_25V7K

ADP_I(25)

PR205

62K_0402_1%

PR207

100K_0402_1%

1 2

PC155

1 2

12

P3

PD16

1SS355TE-17_SOD323-2

1 2

10K_0402_5%

0.1U_0402_16V7K 0.1U_0402_16V7K

PC154 6800P_0402_25V7KPC154 6800P_0402_25V 7K

1 2

PR202 6.81K_0402_1% PR202 6.81K_0402_1%

1 2

100P_0402_50V8J@

0.1U_0402_16V7K

6251VREF

12

PC160PC160

0.01U_0402_25V7K 0.01U_0402_25V7K

PR56 0.05_1206_1% PR56 0.05_1206_1%

1

2

12

PR191

100K_0402_1%

PR196

12

1 2

PC149PC149

PC157

PC158

1 2

PR212PR212

38.3K_0402_1% 38.3K_0402_1%

1 2

PR213

20K_0402_1%

B

B+

4

3

PQ36 TP0610K-T1-E3_SOT23-3 PQ36 TP0610K-T1-E3_SOT23-3

6251VDD

12

PR198

100K_0402_1%

PR204

100_0402_1%

1 2

6251aclim

12

DCIN

13

PR194

2

12

PC148

2.2U_0603_6.3V6K

6251_EN CSON

6251VREF

12

100K_0402_1%

PU5

1

VDD

2

ACSET

ACPRN

3

EN

CSON

4

CELLS

5

ICOMP

6

VCOMP

7

PHASE

ICM

8

UGATE

VREF

9

CHLIM

10

ACLIM

11

VADJ

LGATE

GND PGND

ISL6251AHAZ-T_QSOP24

DCIN

CSOP

CSIN

CSIP

BOOT

VDDP

24

23

22

21

20

19

18

17

16

15

14

1312

PJ11

2

JUMP_43X118

PQ37

PQ37 DTC115EUA_SC70-3

DTC115EUA_SC70-3

2

1

RB715F_SOT323-3

0.1U_0603_25V7K 0.1U_0603_25V7K

DCIN

PC153PC153

0.047U_0603_16V7K 0.047U_0603_16V7K

1 2

PC156PC156

0.1U_0603_25V7K 0.1U_0603_25V7K

1 2

LX_CHG

DH_CHG

PR206PR206

2.2_0603_5% 2.2_0603_5%

BST_CHG

1 2

6251VDDP

DL_CHG

1 12

PD15

2

3

PC152PC152

12

20_0402_5%

1 2

PR200

20_0402_5%

12

PR201

PR201 20_0402_5%

20_0402_5%

1 2

2_0402_5%

PC161

1 2

4.7U_0805_6.3V6K

CSIN

CSIP

FSTCHG

SUSP#

PR199

PR203

PC159PC159

0.1U_0603_25V7K 0.1U_0603_25V7K

BST_CHGA

12

PD18

PD18 RB751V-40TE17_SOD323-2

RB751V-40TE17_SOD323-2

6251VDD

1 2

PR208PR208

4.7_0603_5% 4.7_0603_5%

C

12

PC43PC43

PC42PC42

4.7U_1206_25V6K 4.7U_1206_25V6K

FSTCHG (25)

SUSP# (25,29,35,36)

CSOP

12

D

B+

PD1 B540C_SMC @PD1 B540C_SM C @

21

PQ12

1 2 3 6

PR192

10K_0402_1%

PQ38

PL5PL5

1 2

PR57

4.7_1206_5%

1 2

PC40PC40

680P_0402_50V7K 680P_0402_50V7K

PQ12 P1403EVG_SO8

P1403EVG_SO8

4

1 2 13

8 7

5

PR190

47K_0402_1%

1 2

1SS355TE-17_SOD323-2

1 2

PD17

1SS355TE-17_SOD323-2

2

1 2

PR62 0.05_1206_1% PR62 0.05_1206_1%

CHG CHG

1

2

PD14

PC150PC150

0.1U_0603_25V7K 0.1U_0603_25V7K

VIN

ACOFF

PR195

200K_0402_1%

1 2

D

PQ40

12

S

4

3

VIN

13

PACIN

2

2N7002W-T/ R7_SOT323-3

2N7002W-T/R 7_SOT323-3

G

12

PC52PC52

10U_1206_25V6M 10U_1206_25V 6M

BATT+

12

PC53PC53

10U_1206_25V6M 10U_1206_25V 6M

CHG_B+

12

PC44PC44

4.7U_1206_25V6K 4.7U_1206_25V6K 2200P_0402_25V7K 2200P_0402_25V7K

DTC115EUA_SC70-3

PQ11

PQ11 SI7326DN-T1-E3_PAK1212-8

SI7326DN-T1-E3_PAK1212-8

3 5

241

8.2UH_FDV0630-8R2M=P3_3.7A_20% 8.2UH_FDV0630-8R2M=P3_3.7A_20%

PQ13

PQ13 SI7326DN-T1-E3_PAK1212-8

SI7326DN-T1-E3_PAK1212-8

3 5

241

3 3

Iada=0~1.58A(30W)

CP mode

Vaclim=2.39*(20K/(20K+38.3K))=0.8199V

Iinput=(1/0.05)((0.05*Vaclm)/2.39+0.05) where Vaclm=0.8199V, Iinput=1.343A

CC=0.3~1.76A IREF=1.62*Icharge IREF=0.486V~2.85V

3.24V==>2A

BATT Type

4 4

Normal 3S LI-ON Cells

CP = 85%*Iada ; CP = 1.343A

Charging Voltage (0x15)

12600mV

CV mode

12.60V

Charger ADJ Calibrate#

-

A

CALIBRATE#(25)

CALIBRATE# Pre Cell

H 4.35V

L 3.99V

VADJ-->VREF-->4.41V

VADJ--->Ground--->3.39V

Vcell=(0.175*VADJ+3.99)

4.2V

3.99V

4.35V

N/A

L

H

PR211PR211

18.2K_0402_1% 18.2K_0402_1%

1 2

31.6K_0402_1%

1 2

PR211 PR220

@ @

301K 499K

B

PR220

LI-3S :13.5V----BATT-OVP=1.5012V

VS

BATT-OVP=0.1112*VMB

Per cell=3.5V

8

PU1B

PR77

10K_0402_1%

BATT_OVP(25)

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

1 2

2007/09/20 2008/09/20

PU1B

LM358DT_SO8

Compal Secret Data

P

7

0

G

4

Deciphered Date

C

5

+

6

-

VMB

12

PR74

PR74 340K_0402_1%

340K_0402_1%

12

PC65PC65

PR76

PR76 499K_0402_1%

499K_0402_1%

0.01U_0402_25V7K 0.01U_0402_25V7K

12

PR79

105K_0402_1%

1 2

PC66PC66

0.01U_0402_25V7K 0.01U_0402_25V7K

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

Compal Electronics, Inc.

CHARGER

KAV60

D

0.1

of

34 40Sunday, February 22, 2009

A

1 1

SYSON (25,29)

+5VALW

<Vo=1.8V> VFB=0.75V Vo=VFB*(1+PR227/PR228)=0.75*(1+28.7K/20.5K)=1.8V Fsw=262KHz

Cout ESR=15m ohm Rdson(max)=16.5m Rdson(typical)=13.5m Ipeak=4.6A, Imax=3.22A, Iocp=5.52A

2 2

Delta I=((19-1.8)*(1.8/19))/(2.2u*261K)=2.83A =>1/2DeltaI=1.42A Vtrip=Rtrip*10uA=8.66K*10uA=0.0866V Iocpmin=Vtrip/(Rdsonmax*1.2)+1.265 =0.0866/(0.0165*1.2)+1.42=5.79A Iocpmax=(0.0866/(0.0135*1.2))+1.42A=6.77A Iocp=5.79A~6.77A

SUSP# (25,29,34,36)

3 3

<Vo=1.05V> VFB=0.75V Vo=VFB*(1+PR145/PR104)=0.75*(1+8.2K/20.5K)=1.05V Fsw=261KHz

Cout ESR=15m ohm Rdson(max)=16.5m Rdson(typical)=13.5m Ipeak=7.09A, Imax=4.963A, Iocp=8.51A Delta I=((19-1.05)*(1.05/19))/(1.5u*261K)=2.53A =>1/2DeltaI=1.265A Vtrip=Rtrip*10uA=14K*10uA=0.14V

4 4

Iocpmin=Vtrip/(Rdsonmax*1.2)+1.265 =0.14/(0.0165*1.2)+1.265=8.34A Iocpmax=(0.14/(0.0135*1.2))+1.265A=9.91A Iocp=8.34A~9.91A

+5VALW

A

PR103

0_0402_5%

1 2

30K_0402_5%

PR217

422_0603_1%

1 2

1U_0603_10V6K

PR108

0_0402_5%

1 2

PR189

30K_0402_5%

PR110

422_0603_1%

1 2

1U_0603_10V6K

PR223

PC87

12

PC169

12

PC78

0.1U_0402_16V7K

@

12

PC89@

PC89

@

0.1U_0402_16V7K

12

47P_0402_50V8J@

28.7K_0402_1%

1 2

12

PR228PR228

20.5K_0402_1% 20.5K_0402_1%

PC92

47P_0402_50V8J@

1 2

PR145PR145

8.2K_0402_1% 8.2K_0402_1%

1 2

12

PR104PR104

20.5K_0402_1% 20.5K_0402_1%

PC176

1 2

PR227

2

3

4

5

6

2

3

4

5

6

PU12

TON

VOUT

V5FILT

VFB

PGOOD

B

PU6

TON

VOUT

V5FILT

VFB

PGOOD

B

PR218

300K_0402_5%

1 2

1

15

TP

EN_PSV

GND7PGND

PR144

300K_0402_5%

1 2

1

15

TP

EN_PSV

GND7PGND

8

C

1.8V_B+

12

PC41PC41

2200P_0402_50V7K 2200P_0402_50V7K

PR226PR226

2.2_0603_5% 2.2_0603_5%

BST_1.8V

1 2

14

VBST

13

DRVH

12

LL

11

TRIP

10

V5DRV

9

DRVL

TPS51117RGYR_QFN14_3.5x3.5

8

2.2_0603_5% 2.2_0603_5%

BST_1.05V

1 2

14

VBST

13

DRVH

12

LL

11

TRIP

10

V5DRV

9

DRVL

TPS51117RGYR_QFN14_3.5x3.5

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

PR109PR109

1 2

14K_0402_1%

DL_1.05V

BST_1.8V-1

DH_1.8V

LX_1.8V

1 2

PR146PR146

8.66K_0402_1% 8.66K_0402_1%

DL_1.8V

BST_1.05V-1

DH_1.05V

LX_1.05V

PR105

PC171

1 2

0.1U_0603_25V7K

+5VALW

12

PC175PC175

4.7U_0805_10V6K 4.7U_0805_10V6K

PC93PC93

0.1U_0603_25V7K 0.1U_0603_25V7K

1 2

+5VALW

12

PC90PC90

4.7U_0805_10V6K 4.7U_0805_10V6K

2007/09/20 2008/09/20

PQ23

PQ23 SI7326DN-T1-E3_PAK1212-8

SI7326DN-T1-E3_PAK1212-8

3 5

241

PQ24

PQ24 SI7716DN-T1-E3_PAK1212-8

SI7716DN-T1-E3_PAK1212-8

3 5

241

PQ31

PQ31 SI7326DN-T1-E3_PAK1212-8

SI7326DN-T1-E3_PAK1212-8

3 5

241

1UH_FDV0630-1R0M-P3_10.3A_20%

PQ30

PQ30 SI7716DN-T1-E3_PAK1212-8

SI7716DN-T1-E3_PAK1212-8

3 5

241

Compal Secret Data

Deciphered Date

C

2.2U_FDV0630-2R2M-P3_7.2A_20% 2.2U_FDV0630- 2R2M-P3_7.2A_20%

1 2

12

PC46PC46

2200P_0402_50V7K 2200P_0402_50V7K

1 2

PR106

1 2

PC88PC88

PC76PC76

4.7U_0805_25V6-K 4.7U_0805_25V6-K

PL7PL7

1 2

PR93

4.7_1206_5%

PC72PC72

680P_0603_50V7K 680P_0603_50V7K

1.05V_B+

12

PC86PC86

PL11

4.7_1206_5%

680P_0603_50V7K 680P_0603_50V7K

12

4.7U_0805_25V6-K 4.7U_0805_25V6-K

2

PC77PC77

4.7U_0805_25V6-K 4.7U_0805_25V6-K

12

PC91PC91

4.7U_0805_25V6-K 4.7U_0805_25V6-K

1

+

PC94

PC94 330U_B2_2.5VM_R15M

330U_B2_2.5VM_R15M

2

PJ12

1 12

JUMP_43X79 @

1

+

PC118

PC118 220U_B2_2.5VM

220U_B2_2.5VM

2

PJ16

2

JUMP_43X79 @

D

B+

+1.8VP

B+

1 12

+1.05VSP

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

Compal Electronics, Inc.

1.8VP / 1.05VSP

KAV60

D

35 40Sunday, February 22, 2009

0.1

of

5

D D

4

3

2

1

+1.8V

PU13

6 5 9

8 7

+5VALW

VCNTL VIN VIN

EN POK

12

PC166

PC166 1U_0603_6.3V6M

1U_0603_6.3V6M

3

VOUT

4

VOUT

2

FB

GND

APL5913-KAC-TRL_SO8

1

PR215PR215

1.54K_0402_1% 1.54K_0402_1%

12

PR216PR216

1.74K_0402_1% 1.74K_0402_1%

12

PC74PC74

0.01U_0402_25V7K 0.01U_0402_25V7K

12

PC82

PC82 22U_0805_6.3V6M

22U_0805_6.3V6M

+1.5VSP

1

PJ17

PJ17 JUMP_43X79

JUMP_43X79

2

12

PC163PC163

PR151

0_0402_5%

C C

SUSP# (25,29,34,35)

1 2

4.7U_0805_6.3V6K 4.7U_0805_6.3V6K

PR214

47K_0402_5%@

1 2

12

PC121PC121

0.1U_0402_16V7K 0.1U_0402_16V7K

Ipeak=3.464A, Imax=2.425A

+1.8V

B B

+3VS

12

PC102

PC102 1U_0402_6.3V6K

1U_0402_6.3V6K

Ipeak=0.14A, Imax=0.098A

PU11

2

IN

APL5508-25DC-TRL_SOT89-3

GND

3

OUT

1

12

PC106PC106

4.7U_0805_6.3V6K 4.7U_0805_6.3V6K

12

PR123

@

PR123@ 150_1206_5%

150_1206_5%

+2.5VSP

4.7U_0805_6.3V6K 4.7U_0805_6.3V6K

PR119

0_0402_5%

SUSP(29)

1 2

PC103PC103

0.1U_0402_16V7K 0.1U_0402_16V7K

1

PJ14

PJ14 JUMP_43X79

JUMP_43X79

2

PC99PC99

1 2

13

D

PQ27

2

G

12

S

2N7002W-T/R 7_SOT323-3

PR118

1K_0402_1%

PR120

1K_0402_1%

PU8

VIN 1 VCNTL

12

PC101PC101

0.1U_0402_16V7K 0.1U_0402_16V7K

GND NC

3

VREF

4

VOUT

APL5336KAI-TRL SOP

+0.9VSP

12

PC104

PC104 10U_0805_6.3V6M

10U_0805_6.3V6M

6

52

7

NC

8

NC

9

TP

Ipeak=1A, Imax=0.7A

+3VALW

12

PC100

PC100 1U_0603_6.3V6M

1U_0603_6.3V6M

A A

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

2007/09/20 2008/09/20

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

+0.9VSP/+2.5VSP

KAV60

36 40Sunday, February 22, 2009

1

0.1

of

A

1 1

VSSSENSE(5)

VCCSENSE(5)

2 2

+CPU_CORE

PR129

100_0402_1%

1 2

PR134

100_0402_1%

H_PROCHOT#(4)

B

CSN

CSP

PC97 33P_0402_50V8KPC97 33P_0402_50V8K

1 2

PR117 470_0402_1%PR117 470_0402_1%

1 2

PC108 33P_0402_50V8KPC108 33P_0402_50V8K

1 2

PR121 470_0402_1%PR121 470_0402_1%

1 2

12

PR132

10K_0402_1%

150K +-5% ERTJ1VV154J 0603

H_PROCHOT#

+1.05VSP

CPU_VID6(5)

CPU_VID5(5)

CPU_VID4(5)

CPU_VID3(5)

PR135 0_0402_5%PR135 0_0402_5%

H_DPRSTP#(4,16)

C

PR112

1_0603_5%

1 2

+5VS

PC98

1U_0603_10V6K

PC96

27P_0402_50V8J

1 2

PR115PR115

7.87K_0402_1% 7.87K_0402_1%

VREF_CPU

PC109PC109

1 2

0.22U_0603_10V7K 0. 22U_0603_10V7K

PC117

PC117 100P_0402_50V8J

100P_0402_50V8J

1 2

PH4

PR128

68_0402_5%

1 2

PR140 0_0402_5%PR140 0_0402_5%

PR136 0_0402_5%PR136 0_0402_5%

CPU_VID2(5)

CPU_VID1(5)

1

2

3

4

5

6

7

8

12

1 2

PR137 0_0402_5%PR137 0_0402_5%

1 2

PR138 0_0402_5%PR138 0_0402_5%

1 2

PR139 0_0402_5%PR139 0_0402_5%

1 2

PR143 0_0402_5%PR143 0_0402_5%

CPU_VID0(5)

PR107

124K_0402_1%

12

PR114

0_0402_5%

33

32

30

VREF

GND

CSN

CSP

GNDSNS

VSNS

THERM

VR_TT#

1 2

TP

DROOP

DPRSTP#

9

1 2

31

ISLEW

V5FILT

TPS51610RHB_QFN32_5X5

VID6

11

10

PU10

PR141 0_0402_5%PR141 0_0402_5%

D

VREF_CPU

12

29

12

28

27

TONSEL

OSRSEL

TRIPSEL

VID2

VID412VID5

VID3

14

13

PR133

PR133 0_0402_5%

0_0402_5%

26

PWRMON

VID1

15

PMON

25

VR_ON

CLKEN#

DPRSLP

PGOOD

V5IN

DRVL

VBST

DRVH

VID0

16

12

PR111

PR111 0_0402_5%@

0_0402_5%@

@@ PR142 0_0402_5% PR142 0_0402_5%

24

23

22

21

LGATE_CPU

20

PHASE_CPU

19

LL

BOOT_CPU

18

UGATE_CPU

17

E

VR_ON (25)

12

PR116 0_0402_5%PR116 0_0402_5%

12

1 2

PR130

0_0603_5%

+3VS

12

PR113

PR113 10K_0402_1%

10K_0402_1%

1 2

PC112PC112

0.22U_0603_10V7K 0. 22U_0603_10V7K

+5VS

CLKEN#

PM_DPRSLPVR (6,17)

VGATE (12,17,25)

1 2

PC114PC114

4.7U_0603_6.3V6K 4.7U_0603_6.3V6K

+CPU_B+

3 5

F

PQ25

PQ25 SI7326DN-T1-E3_PAK1212-8

SI7326DN-T1-E3_PAK1212-8

241

PQ26

PQ26 SI7716DN-T1-E3_PAK1212-8

SI7716DN-T1-E3_PAK1212-8

241

PC133

1 2

0.1U_0603_25V7K

12

PR126PR126

6.8_1206_5% 6.8_1206_5%

12

PC111

680P_0603_50V8J

12

1 2

PC113PC113

4.7U_0805_25V6-K 4.7U_0805_25V6-K

2.2U_FDV0630-2R2M-P3_7.2A_20%

12

PR131

PR131 100K_0402_1%

100K_0402_1%

1 2

150K +-5% ERTJ1VV154J 0603

CSP

G

HCB2012KF-121T50_0805

1 2

PC110PC110

PC132PC132

4.7U_0805_25V6-K 4.7U_0805_25V6-K

PL10

1 2

43.2K_0402_1%

1 2

PH5

1 2

PR127PR127

24.9K_0402_1% 24.9K_0402_1%

1 2

PC115

6800P_0402_25V7K

PL9

4700P_0402_25V7K 4700P_0402_25V7K

PR125

CSN

Ipeak=3A

Imax=2.1A

Iocp=5A

B+

+CPU_CORE

H

3 3

4 4

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY TH IRD PARTY WITHOUT PRIOR WR ITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY TH IRD PARTY WITHOUT PRIOR WR ITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A

B

C

D

MAY BE USED BY OR DISCLOSED TO ANY TH IRD PARTY WITHOUT PRIOR WR ITTEN CONSENT OF COMPAL ELECTRONICS, INC.

E

2007/09/20 2008/09/20

Compal Secret Dat a

Deciphered Dat e

F

Compal Electronics, Inc.

Title

Size Document Number Rev

C

Date: Sheet

G

Compal Electronics, Inc.

+CPU_CORE

KAV60

37 40Sunday, February 22, 2009

H

of

0.1

5

4

3

2

1

9HUVLRQFKDQJHOLVW3,5/LVW 3DJHRI

IRU3:5

5HDVRQIRUFKDQJH 5HY 3* 0RGLI\/LVW 'DWH 3KDVH,WHP )L[HG,VVXH

D D

Modify CPU OTP circuit For thermal team request



Modify 3/5V output cap



Modify Charger modify



Modify 1.8v/1.05v boost circuit for APW7141 issue



add all sunbber for 3G and EMI team request



Modify HMOS and LMOS for cost down 340.1 DVT 09/01/14



design change 320.1

redulate charger ADJ voltage

0.1 DVT

0.1



C C

modify 1.05v TRIP R modify ocp point 0.1 34 DVT 09/02/02





modify 3V/5V OCP point



modify chager circuit design change



modify chager circuit



modify chager circuit



modify chager circuit



design change

0.1 34 09/02/02 DVTmodify 3V/5V OCP point design change

&DKQJH35WR6'65(6:.

31 09/01/14

&DKQJH35WR6'65(6:.

&DKQJH3&WR6*$+632/<&890%/(65036/+

&DKQJH3&WR6*$+632/<&890%/(65036/+

DGG35WR6'65(6:.

330.1

DGG35WR6'65(6:.

&DKQJH35WR6'%65(6:

34

&DKQJH35WR6'%65(6:

add all sunbber

34

+VLGHWR6%,$6756,6'17*(132:(53$.

/VLGHWR6%,675,5)+753%)134)1

DGG3&3&6(.6&(5&$339.;5

PRGLI\35WR6'65(6:.

&DKQJH356'65(6:.

340.1

&DKQJH356'65(6:.

340.1

$GG346%6751:751627

340.1

$GG346%675'7&(8$131807

340.1

$GG356'65(6:.

340.1

$GG346%675'7$(8$313807

09/01/14 DVT

09/01/14

09/01/14 DVT

09/01/14

09/02/18 PVT

09/02/18

DVT

DVT0.1 34 09/01/21for 3G solutionadd input capacitance

PVT



B B















A A



Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING I S THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C ONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTOD Y OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTOD Y OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTOD Y OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR T HE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR W RITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR W RITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR W RITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2007/09/20 2008/09/20

3

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

PIR (PWR)

KAV60

38 40Sunday, February 22, 2009

1

0.1

of

5

KAV10

A-TEST Change

<8/25>

1. Update Power SCH <8/26>

1. Update Power SCH

2. Change

D D

D7 SC300000D00 to SC300000O00

3.Change

ΕΕΕΕ

C50 SE071180K80 to SE071180J80

C49 <8/27>

1. Updata Power SCH

2. Modify RJ45 temp footprint FOX_JM3611A-R4122-7F_12P-T <8/28>

1. Updata Power SCH <9/1>

1. Updata Screw <9/5>

1. SWAP USB20_1 Signal. <9/10>

1. Remove Mini card pin55

2. Change JREAD1.42 H26 to GNDA <9/12>

1. Swap 3G ESD pin neme <9/15>

1. Update Audio Jack footprint

2. Chcnge R641

C C

3. Update L footprint <9/16>

1. Update POWER SCH. <9/17>

1. Update POWER SCH.

2. ADD R380 <9/18>

1. Update ATHEROS 10/100 LAN <AR8132/AR8114> <9/24>

1. Change C870 0.1u to 1u. <9/26>

1. R88 change to 0ohm.

ΕΕΕΕ

R642 300ohm to 511ohm for Arthros

ΕΕΕΕ

R383 for ESD.

ΕΕΕΕ

pin56 GND

B-TEST Change

<10/21>

1.Remove C389 for Audio can't detect issue on page 16

2.Add KSO1/KSO2 PU +3VALW on page25

3.Add R205 for schematic mistake on page 04

B B

4.Change EC RST to PLTRST on page 25

5.Add J8 to cost down Audio LDO on page 20

6.Add R72 to reserve +3VALW for 3G on page 19

7.Reserve C238 for CRTDAC on page 10

8.Add R87 for Debug card on page 19

9.Change C108/C255 to 0.1uF for random hang issue

10.Change JP3 pin assignment on page 28 <10/21>

1. Update Power SCH <10/29>

1. Audio AMP 10dB update to 6dB <11/3>

1. Update Power SCH <11/4>

1. Change R373

2. Add C834 C851 for 3G noise

3. Change KB926 C1 to D2

4. Card reader RT5158E change to RT5159-GR <11/5>

1. Swap D7 pin define <11/10>

A A

1. EC add R79

ΕΕΕΕ

R374 to 56.2 ohm for DA-HP FSOV

ΕΕΕΕ

R90 R92 for SMS wakeup

4

3

KAV60

A-TEST Change

<2008/11/14>

1. change R28,R32 BOM structure on page 4

2. change LCD POWER CIRCUIT form KAW10 to JAQ10 on page 13

3. change C670 BOM structure on page 13

4. change L5,L19(BK61608LL121-T0603) to R281,R287(39_0402) on page 14

5. change +CRT_VCC to +5VS on page 14

6. del R244(100K_0402) and add T17 on page 15

7. change J6 jump size form 43 x 118 to shortpads on page 16

8. change R204 BOM structure on page 16

9. change Q11 from SOT23 to SOT323-3 on page 17

10.change USB OC# circuit on page 17

11.Del R186(0_0805_5%) and +1.5VS_DMIPLLR on page 18

12.CHANGE R62(0_1206) to J9(43x39) on page 19

13.Del R83 R348 0_0402 on page 19

14.Mobile EC_TX,EC_RX from WLAN to WWAN and add R96 on page 19

15.CHANGE R65,R70(0_1206) to J10,J11(43x39) on page 19

16.change +UIM_PWR_1 to +UIM_PWR on page 19

17.Del D16(DAN217T146_SC59-3),R94,R408(0_0402) on page 19

18.change +5VS to +3VS on page 19

19.change EC signal name form BT_OFF# to BT_ON# on page 19

20.del Q21 on page 19

21.ADD PMOS SOFT START on page 19

<2008/11/16>

1. +VDDA CHANGE TO +5VS on page 20

2. Analog ground change to digital ground on page 20

3. Del L22 on page 20

4. DEL R383 R382 R384 GNDA & GND on page 20

5. change R380,R379,R381 form 0805 tO 0603 page 20

6. Add R94,R87 Vender suggesttion on page 21

7. Analog ground change to digital ground on page 21

8. reserve C5,C6,C883,C884 on page 22

9. reserve +3VALW on page 22

10.change +3VS to +CAM_VCC on page 22

11.change R651,R634 form (0_0603) to 43 x 39 jump on page 23

12.add net name +3VS_READER on page 23

13.add net name AV_PLL on page 23

14.add net name VREG on page 23

15.+3VS change to +3VS_READER on page 23

16.change R619 BOM structure on page 23

17.add net name RREF on page 23

18.del R623(0_0402) on page 23

19.Chang C855 form 4.7U to 10U on page 24 vendor suggest

20.Chang C846 form 4.7U to 10U on page 24 vendor suggest

21.change BJT form MMJT9435T1G to MBT35200 on page 24

22.change EC signal name form BT_OFF# to BT_ON# on page 25

23.change D12,R103,R104 BOM structure on page 25

24.change J1,J3(43 x 79) to R186,R193(0_0805) on page 26

25.change Q3 from 2N70002_SOT23 to 2N7002W-T/R7_SOT323-3 on page 26

26.change Q1 form 2N70002_SOT23 to 2N7002W-T/R7_SOT323-3 on page 26

27.change net name form WWAN_LED# to WWAN_LED_R# on page 28

28.change R130 BOM structure on page 28

29.change JP3 pin assignment on page 28

30.change Q2,Q15,Q24,Q7,Q23 form 2N70002_SOT23 to 2N7002W-T/R7_SOT323-3 on P29

31.change R18,R169,R280,R61,R279,Q2,Q15,Q24,Q7,Q23 BOM structure on age 29

32.+5VALW CHANG TO VL on page 29

<2008/11/17>

1. update POW SCH

2. change DIMMA from H5.2 to H4 on page 11

3. change +3VS to +5VS on page 14

4. change J9,J10,J11 from 43x39 to 43x79 on page 19

5. change R563,Q31 BOM structure on page 13

6. del +3VALW on page 22

7. del +1.5VS,+VCCP,+0.9VS,+1.8V Discharge path R18,R280,R61,R279 Q2,Q24,Q7,Q23 on page 29

8. change R24 BOM structure on page 17

9. del R253 on page 19

10.change L14 to R382 on page 25

2

<2008/11/17>

1. ADD WWAN_WAKEUP# ON pin 45 on page 19

2. DEL R79 ,R92 and change net name to WWAN_WAKEUP# on page 25

3. DEL R90 and WWAN_LED_R# on pin 85 on page 25

4. change net name form WWAN_LED_R# to WWAN_LED# on page 28

<2008/11/18>

1. Place R282,R296 close to F27,D27 on page 8

2. Del R93 R407(0_0402) on page 19

3. Move R204 from P16 to P25

4. Move R24 from P17 to P25

5. change Q10A,Q10B to 0 ohm on page 12

6. del pull up resistance (R112,R108) on page 12

7. change C883 from 4.7u to 10u on page 22

<2008/11/20>

1. change R112,R108,Q10A,Q10B BOM structure on page 12

2. add R149,R150 on page 12

3. add pull up resistance R292 on page 19

4. del R66(0_0402),R67(10K_0402) on page 25

5. restore R563,Q31 BOM structure on page 13

6. change D25 BOM structure on page 20

<2008/11/21>

1. Change +3VS to +3VALW on page 19

2. del R204 on page 25

3. del R143 and CLK_SD_48M on page 12

4. Change R137 from 12 ohm to 33 ohm on page 12

5. Move Card Reader to small board on page 23

6. Move SATA HDD Conn to small board on page 22

7. ADD JP7 on page 22

8. change JP2 from 6 pin to 8 pin on page 26

9. DEL LID Switch on page 26

<2008/11/24>

1. return the H5.2 pootprint on page 11

<2008/11/25>

1. add add R90 on page 19

2. change JMIN1 Conn printfoot on page 19

3. change JP2 Conn on page 26

4. change JP13 Conn on page 28

5. update power SCH

<2008/11/26>

1. change JP20 Conn and pin design on page 21

2. change JBT1 form 8 pin to 4 pin on page 19

3. del JP1 on page 13

4. SWAP JP12 on page 27

5. change JLVDS1 Conn form 20 pin to 30 pin on page 13

6. Del JP4 on page 20

7. combine the DMIC Conn and Camera Conn on page 13

8. add U7 on page 28

9. del JP3 on page 28

10.ADD SATA&CARDREADER&USB Conn(JP7) on page 22

11.update Power SCH

12.change C233 BOM structure on page 19

13.change JRJ45 Conn on page 24

<2008/11/28>

1. update Power SCH

<2008/12/01>

1. chang JP2 Conn on page 26

2. udate Power SCH

<2008/12/02>

1. SWAP JLVDS1 on page 13

2. del C843,C844 on page 24

3. change C847 from 0.1u to 1u on page 24

4. change C873 from 0.1u to 1u on page 24

5. move R441,R438 form P13 to P20 on page 20

6. change +5VAMP to +5VS on page 21

7. R2,R4,R518 close to EC on page 26

8. R1 close to Q3 on page 26

1

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAW ING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CON FIDENTIAL

THIS SHEET OF ENGINEERING DRAW ING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CON FIDENTIAL AND TRADE SECRET INFOR MATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE C USTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFOR MATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE C USTODY OF THE COMPETENT DIVISION OF R&D

AND TRADE SECRET INFOR MATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE C USTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY TH IRD PARTY WITHOUT PRIOR W RITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY TH IRD PARTY WITHOUT PRIOR W RITTEN CONSENT OF COMPAL ELECTRONICS, INC.

5

4

MAY BE USED BY OR DISCLOSED TO ANY TH IRD PARTY WITHOUT PRIOR W RITTEN CONSENT OF COMPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Dat a

Deciphered Date

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet

2

Date: Sheet

Compal Electronics, Inc.

PIR-HW

KAV60

39 40Sunday, February 22, 2009

1

0.1

of

<2008/12/03>

1. SWAP JP7 pin define on page 22

2. change PJP2 connector on page 32

<2008/12/04>

1. update Screw on page 30

2. change JCRT1 Conn to SP010811273 on page 14

3. SWAP PJP2 pin define on page 32

4. add J12 on page 21

<2008/12/05>

D D

1. del D8 and change D5 P/N on page 28

2. SWAP D2 pin define on page 13

3. change JBT1 Conn on page 19

4. update POWER SCH

<2008/12/08>

1. add J15 J16 on page 22

2. return D2 pin define on page 13

3. change JUSB1 Conn on page 28

4. swap JP6 pin define on page 27

5. add C32,C33,C42 for keypart on page 12

6. add C5 for keypart on page 13

7. add C9 for keypart on page 16

8. add C11,C21,C26,C27 for keypart on page 22

<2008/12/10>

1. del H11 H_3P0N on page 30

2. Change to SA00002CI10 to SA00002CI20 S IC ALC272X-GR LQFP 48P CODEC on page 20

C C

3. add net name(+VCCP_D) 20mil on page 10

4. SWAP D29 Pin Define on page 28

5. change R185 from 200K to 33K on page 29

6. change R68 from 200K to 22K on page 29

<2008/12/11>

1. change H17 from H_2P5 to H_2P5x4P4 on page 30

2. del R388,R387,R386,R385,D10,D13 on page 21

3. update Power SCH

4. +5VS change to +5VALW on page 21

<2008/12/14>

1. Del R129 on page 12

2. add C45 for keypart on page 12

3. del R76 on page 25

<2008/12/15>

1. change R137 BOM structure and add R143 on page 12

2. change C852,C853,Y5 BOM structure on page 24

B B

3. add C55 on page 24

4. change C842 BOM structure on page 24

5. del J15,J16,C21 on page 22

6. add net name BATT_AMB_LED# BATT_GRN_LED# on page 22

7. +3VS_READER change to +3VALW on page 22

<2008/12/16>

1. del R143 on page 12

2. del C55 on page 24

3. swap CLK_PCIE_CARD and CLK_PCIE_CARD# on page 27

<2008/12/17>

1. modify H15,H19,H20,H29,H30 on page 30

2. add H32 on page 30

3. +5VALW change to +3VALW on page 26

<2008/12/18>

1. add R102 on page 19

A A

<2008/12/19>

1. change R284 from 453 ohm to 150 ohm R286 from 300 ohm to 120 ohm on page 26

2. change 8132 P/N to SA000033N00 on page 40

5

<2008/12/22>

1. change D1 BOM structure on page 26

2. change C116 form 1U to 4.7U on page 25

3. change R24 from 10k to 47K R103 from 0 to 2.2K on page 25

4. change D12,R104 BOM structure on paage 25

5. change L30,C856,C857 BOM structure on page 24

6. change D17 P/N from SCA00000700 to SCA00000A00 and BOM structure on page 13

7. change D2 P/N from SC300000O00 to SC300000B00 and BOM structure on page 13

8. change D3,D4 P/N from SCA00000G00 to SCA00000A00 and BOM structure on page 14

9. change D33 P/N from SC10T24C000 to SCA00000A00 and BOM structure on page 26

10.change D18 P/N from SC10T24C010 to SCA00000A00 and BOM structure on page 27

11.change D9 P/N from SC10T24C010 to SCA00000A00 and BOM structure on page 27

12.change D29 P/N from SC300000O00 to SC300000B00 and BOM structure on page 28

<2008/12/24>

1. change C32 C33 C42 C45 BOM structre on page 12

2. change C117 BOM structure on page 25

3. change R88 from 0 ohm to 22 ohm on page 25

4. U2 Change to SA000033H00 on page 28

5. U7 Change to SA000033H00 on page 28

Pre C-TEST Change

<2008/12/29>

1. change R141,R140,R147,R81,R91 R82,R97,R95,R98 BOM structure on page 12

2. Change R130 from 200K to 100K and change BOM structure on page 28

3. change D5 BOM structure on page 28

<2008/12/231>

1. change R371 from 0 ohm to 22 ohm on page 20

2. U3 Change to SA000035G00 on page 28

Memo control

<2008/12/31>

1. del C9 on page 16

2. add C21 for keypart on page 16

3. change R644 from 0603 to 0805 on page 24

4. change R643 from 0603 to 0402 on page 24

5. change C841 from 0603 to 0402 on page 24

6. change L29,L30 from 0805 to 0603 on page 24

7. del R637 R638 on page 24

<2009/01/13>

1. SWAP JP11 on page 27

2. change SW4 P/N to SN111005800 on page 26

3. ADD C160 on page 24

4. change JMIN1 Conn foorprintt on page 19

5. Change PWR_LED and PWR_SUSP_LED# Net name on page 26

6. Change C231 P/N to SGA00001E00 on page 28

5

4

3

<2009/01/14>

1. add R660 pull up +3VALW on page 25

2. change R120 and R126 to PVT ID on page 25

3. update Screr

4. add C28 for keypart on page 22

<2009/01/16>

1. del H31 on page 30

2. change JP20 Conn on page 21

3. del D29,L9,R144,R136 on page 28

<2009/01/17>

1. Del R110,R119 on page 12

2. change R141,R140,R147,R81,R91,R82,R97, R95,R98 BOM structure on page 12

<2009/01/20>

1. add JDIM1 pin 200 and pin 201 to GND on page 11

2. JMINI1 pin 55,56 change to non-GND on page 19

3. SWAP JP20 on page 21

4. change H18 to non-GND on page 30

5. Chang C160 from 0603(4.7u) to 0402(2.2u) on page 24

<2009/01/21 Ivan>

1. change R441 from 0ohm/0603 to 33ohm/0402

2. change C459 from 0.01uF/0402 to 4.7uF/0603

3. change R438 from 0ohm/0603 to 0ohm/0402

<2009/01/21-1>

1. change U26 BOM structure on page 20

2. del C11,C28,C26 on page 22

3. Update Power SCH

<2009/01/22>

1. update H15,H19,H20,H30 from 3P8 to 3P6 01/22

<2009/01/22-1>

1. del C94 C95 on page 11

2. add C164,C165 01/22

3. move C159 from page 11 to page 12

4. add R383 on page 20

<2009/01/22-2>

1. change C396 from 10U/0806 to 4.7U/0603 on page 28

2. add C469 on page 28

<2009/01/22-3>

1.add C268 01/22

<2009/01/23>

1. change C249 BOM structure(@) on page 10

2. change C603 from 220P to 100P on page 13

3. change C21 from 10p to 22p on page 16

4. change C459 from 4.7uF to 1uF on page 20

5. change R371,C470 BOM structure(@) on page 20

6. change C604 from 220P to 18P on page 20

7. change R122,R123,R124,R125 from 4.7K to 2.2K on page 25

8. change R284 from 150 ohm to 300 ohm R286 from 120 ohm to 100 ohm on page 26

9. change D5 BOM structure(@) on page 28

10.change C162 from 27P to 22P on page 12

11.change C852,C853 from 27p to 15p on page 24

12.change C49 C50 from 18pf to 10pf on page 16

13.change c150,c123 from 15p to 22p on page 25

Security Classification

Issued Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INF ORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPET ENT DIVISION OF R&D

AND TRADE SECRET INF ORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPET ENT DIVISION OF R&D

AND TRADE SECRET INF ORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CU STODY OF THE COMPET ENT DIVISION OF R&D DEPARTMENT EXCEPT AS AU THORIZED BY COMPAL ELECTRON ICS, INC. NEITHER THIS SHEET NO R THE INFORMATION IT CON TAINS

DEPARTMENT EXCEPT AS AU THORIZED BY COMPAL ELECTRON ICS, INC. NEITHER THIS SHEET NO R THE INFORMATION IT CON TAINS

DEPARTMENT EXCEPT AS AU THORIZED BY COMPAL ELECTRON ICS, INC. NEITHER THIS SHEET NO R THE INFORMATION IT CON TAINS MAY BE USED BY OR DISCLOSED TO ANY T HIRD PARTY WIT HOUT PRIOR WRIT TEN CONSENT OF CO MPAL ELECTRONICS, INC.

MAY BE USED BY OR DISCLOSED TO ANY T HIRD PARTY WIT HOUT PRIOR WRIT TEN CONSENT OF CO MPAL ELECTRONICS, INC.

3

2006/08/18 2007/8/18

Compal Secret Data

Deciphered Date

Pre C BOM

memo

Pre C gerber

2

<2009/01/23-1>

1. change C42,C45 from 10p to 22p on page 12

2. R115,R121 from 33 ohm to 39 ohm on page 12

3. change C603 from 100P to 47P on page 13

4. change R441 from 33 ohm to 39 ohm on page 20

5. change C604 Bom structure(@) on page 20

C-TEST Change

<2009/02/03>

1. Add R105,R106 on page 19

2. ADD BATT_GRN_LED_1# and BATT_AMP_LED_1# on page 25

3. add R651 O_0402 on page 24

<2009/02/04>

1. add R279,R280,R294,R295 on page 17

2. del C26 on page 22

3. change C841 from 0402 1U to 0603 1U on page 24

<2009/02/05>

1.Del J10,J11 and add R65,R66 on page 19

<2009/02/06>

1. change C226 BOM structure on page 19

2. Change U3 from SA000035G00 to SA000022J00 on page 28

3. change L13 from SM01000AL00 to SM010004010 on page 25

4. change L23 from SM010032020 to SM010004010 on page 20

5. change U26,C459 BOM structure(@) on page 20

6. change R1,R2,R4 from 300 to 200 ohm on page 26

7. change R518 from 300 to 422 ohm on page 26

8. change R137 from 33 to 39 ohm on page 12

9. change C32 from 10P to 15p ohm on page 12

10.change C42,C45 from 22p to 15p on page 12

11.change R115,R121 from 39 ohm to 47 ohm on page 12

<2009/02/18>

1. change R279,R280,R294,R295 BOM structure on page 17

2. change U26,C459 BOM structure on page 20

3. change L13 from SM010004010 to SM010032020 on page 25

4. change L23,L24 from SM010004010 to SM010032020 on page 20

Pre MP-TEST Change

<2009/02/18>

1. Del J6 and add R219 on page 16

2. Del C249 on page 10

3. change LED2 BOM structure on page 26

<2009/02/20>

1. update Power SCH

2. del L8,R145,R146 on page 13

<2009/02/22>

1. update H15,H19,H20,H30 from 3P6 to 3P3 on page 30

2. change H18 from 3P2N to 3P1N on page 30

3. add R107,R110 on page 19

2

1

Pre C BOM

C modify gerber

Pre C memo

Compal Electronics, Inc.

Title

Size Document Number Rev

Custom

Date: Sheet of

Compal Electronics, Inc.

PIR-HW

KAV10 LA-4781P

1

40 40Sunday, February 22, 2009

0.2