ZILOG Z861505PSC, Z861505VSC Datasheet

1
Z8615
CPS DC-4143-05
DESCRIPTION
DC-4143-05 (5-13-94)
Z8615
NMOS Z8® 8-BIT MCU KEYBOARD CONTROLLER
CUSTOMER PROCUREMENT SPECIFICATION
The Z8615 Keyboard Controller (KBC) is a member of the Z8® single-chip microcontroller family with 4 Kbytes of ROM. The device is housed in a 40-pin DIP and 44-pin PLCC package, and is manufactured in NMOS technol­ogy. The Z8615 KBC microcontroller offers fast execution, efficient use of memory, sophisticated interrupt, input/ output bit-manipulation capabilities, and easy hardware/ software system expansion along with low cost and low power consumption.
The Z8615 KBC architecture is characterized by a flexible I/O scheme, an efficient register, I/O, and a number of ancillary features that are useful in many industrial and advanced scientific applications.
For applications which demand powerful I/O capabilities, the KBC provides 32 pins dedicated to input and output. These lines are grouped into four ports, each port consists of 8 lines, and are configurable under software control to provide timing, status signals, and serial or parallel I/O ports.
The Z8615 KBC offers low EMI emission which is achieved by means of several modifications in the output drivers and clock circuitry of the device.
There are two basic address spaces which are available to support this wide range of configurations: Program Memory and 124 General-Purpose Registers.
The Z8615 KBC offers two on-chip counter/timers with a large number of user-selectable modes. This unburdens the program from coping with real-time problems such as counting/timing (Block Diagram).
Notes:
All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).
Power connections follow conventional descriptions below:
Connection Circuit Device
Power V
CC
V
DD
Ground GND V
SS
2
Z8615
CPS DC-4143-05
GENERAL DESCRIPTION (Continued)
Functional Block Diagram
Port 3
Counter/
Timers (2)
Interrupt
Control
Port 2
I/O
(Bit Programmable)
ALU
Flags
Register
Pointer
Register File
124 x 8 Bit
Machine
Timing & Inst.
Control
Program
Memory
Program
Counter
Vcc GND XTAL1 XTAL2 /RESETOutput Input
Port 0 Port 1
I/O
Output Open Drain
(Nibble Programmable)
I/O
Output Open Drain
(Byte Programmable)
44 8
WDT
/WDTOUT
POR
3
Z8615
CPS DC-4143-05
40-Pin Configuration
PIN IDENTIFICATION
*Note:
Pin 8 is connected to the chip, although used only for testing. This pin must float. Pin 7 is a test pin and must be grounded.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
VCC XTAL2 XTAL1
P37 P30
/RESET
*GND
*NC
/
WDTOUT
P35
GND
P32 P00 P01 P02 P03 P04 P05 P06 P07
P3
6
P3
1
P2
7
P2
6
P2
5
P2
4
P2
3
P2
2
P2
1
P2
0
P3
3
P3
4
P1
7
P1
6
P1
5
P1
4
P1
3
P1
2
P11 P1
0
40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21
Z8615
Loading...
+ 7 hidden pages