LOGIC ANALYZER
USER GUIDE
V1.7 June 2016
LAP-F
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Table of Content
Table of Figures ........................................................................... 6
Table of Tables .......................................................................... 11
Precautions ............................................................................... 15
1. Introduction ...................................................................... 16
1.1. Preface ............................................................................................................. 16
1.2. About this document .......................................................................................... 16
1.3. Product Introduction .......................................................................................... 17
1.4. Package Content ............................................................................................... 17
1.5. System Requirements ........................................................................................ 18
1.6. Product Specifications ........................................................................................ 19
2. Installation and Setup ...................................................... 25
2.1. Software Installation .......................................................................................... 25
2.2. Hardware Setup ................................................................................................ 26
2.3. Connection to DUT ............................................................................................ 28
2.4. eMMC Probe Tuning ........................................................................................... 30
2.5. Trigger In/Out ................................................................................................... 31
2.6. Operating Environment and Maintenance ............................................................. 31
3. User Interface ................................................................... 33
4. Software Operations ......................................................... 36
File ............................................................................................ 36
4.1. Menu Layout ..................................................................................................... 36
4.2. New ................................................................................................................. 36
4.3. Open ................................................................................................................ 37
4.4. Close ................................................................................................................ 37
4.5. Save................................................................................................................. 37
2
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
4.6. Save As ............................................................................................................ 37
4.7. Export .............................................................................................................. 38
4.8. Screen Capture ................................................................................................. 44
4.9. Print ................................................................................................................. 45
4.10. Print Preview ................................................................................................... 46
4.11. Options ........................................................................................................... 46
4.12. Exit ................................................................................................................ 58
Acquisition ................................................................................ 58
4.13. Menu Layout ................................................................................................... 59
4.14. Add Channel .................................................................................................... 59
4.15. Add Bus .......................................................................................................... 60
4.16. Add Protocol Decoder ....................................................................................... 63
4.17. Acquisition Setup ............................................................................................. 66
4.18. Trigger Setup .................................................................................................. 73
4.19. Trigger Options ............................................................................................... 76
4.20. Trigger Level ................................................................................................... 77
4.21. Protocol Trigger ............................................................................................... 77
4.22. Single Capture ................................................................................................. 78
4.23. Repeated Capture ............................................................................................ 78
4.24. Stop ............................................................................................................... 79
4.25. Autocapture .................................................................................................... 80
Analysis ..................................................................................... 80
4.26. Menu Layout ................................................................................................... 80
4.27. Active Range ................................................................................................... 80
4.28. Bars ............................................................................................................... 81
4.29. Find ................................................................................................................ 82
4.30. Go To ............................................................................................................. 84
4.31. Highlight Data ................................................................................................. 85
4.32. Files Comparison.............................................................................................. 86
4.33. Image Decode ................................................................................................. 89
3
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
4.34. Math Operations .............................................................................................. 90
4.35. Noise Filter ...................................................................................................... 93
4.36. Draw Analog Waveform .................................................................................... 94
4.37. Signal Activity .................................................................................................. 96
Options ...................................................................................... 98
4.38. Menu Layout ................................................................................................... 98
4.39. eMMC/SD(default,4ch) ..................................................................................... 99
4.40. eMMC/SD(32ch) ............................................................................................ 100
4.41. eMMC Event Trigger ....................................................................................... 100
4.42. I/O Delay ...................................................................................................... 101
4.43. Long-time Record .......................................................................................... 102
4.44. Channel Folding ............................................................................................. 103
View ........................................................................................ 105
4.45. Menu Layout ................................................................................................. 105
4.46. Cursor Type .................................................................................................. 105
4.47. Display Type ................................................................................................. 106
4.48. Refresh ......................................................................................................... 114
4.49. Zoom ............................................................................................................ 115
4.50. Control Panel ................................................................................................. 115
4.51. Memory View ................................................................................................ 117
4.52. Navigator ...................................................................................................... 119
4.53. Packet List .................................................................................................... 120
4.54. Statistics ....................................................................................................... 125
4.55. LTR Monitor .................................................................................................. 128
4.56. Find Results .................................................................................................. 129
4.57. Timing Bar .................................................................................................... 130
4.58. Arrange Windows........................................................................................... 131
4.59. Split Screen ................................................................................................... 131
4.60. Numeric Base / Encoding ................................................................................ 132
Help ......................................................................................... 132
4
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
4.61. Menu Layout ................................................................................................. 132
4.62. About ZP-Logic .............................................................................................. 133
4.63. About Zeroplus .............................................................................................. 133
4.64. Help ............................................................................................................. 133
4.65. Hot Keys ....................................................................................................... 134
4.66. Send Feedback .............................................................................................. 137
5. Contact Us ....................................................................... 140
5
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Table of Figures
Figure 1-1 Top view of the LAP-F1 .................................................................... 19
Figure 2-1 Main installation window .................................................................. 25
Figure 2-2 Protocol Wizard interface .................................................................. 26
Figure 2-3 USB connection to the TTL probes .................................................. 27
Figure 2-4 Test cables connected to the LAP-F1 ................................................. 27
Figure 2-5 Signal cable connection and power lamp location ................................ 28
Figure 2-6 Connection to DUT (yellow and orange probes) .................................. 29
Figure 2-7 eMMC probe tuning screw ................................................................ 30
Figure 3-1 ZP-Logic user interface ..................................................................... 33
Figure 3-2 Reposition/hide sector; right-click menu ............................................. 34
Figure 3-3 Repositioning the Control Panel example ............................................ 35
Figure 4-1 File drop-down menu ....................................................................... 36
Figure 4-2 Export Waveform dialog box ............................................................. 39
Figure 4-3 Export Packet List dialog box ............................................................ 41
Figure 4-4 Export Memory View dialog box ........................................................ 43
Figure 4-5 Screen capture dialog box ................................................................ 44
Figure 4-6 Print Setup dialog box ...................................................................... 45
Figure 4-7 General settings dialog box ............................................................... 47
Figure 4-8 Start-up settings dialog box .............................................................. 49
Figure 4-9 Quick Access toolbar dialog box ........................................................ 50
Figure 4-10 Color settings dialog box................................................................. 53
6
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Figure 4-11 Waveform settings dialog box ......................................................... 54
Figure 4-12 Hot Key settings dialog box ............................................................. 56
Figure 4-13 Save Options dialog box ................................................................. 57
Figure 4-14 Acquisition drop-down menu ........................................................... 59
Figure 4-15 Add Channel dialog box .................................................................. 60
Figure 4-16 Add Bus dialog box ........................................................................ 61
Figure 4-17 Add Bus / Advanced Settings dialog box ........................................... 62
Figure 4-18 Add Protocol Decoder dialog box ..................................................... 63
Figure 4-19 I2C Protocol Decoder Setup dialog box............................................. 64
Figure 4-20 Acquisition Setup dialog box ........................................................... 66
Figure 4-21 Trigger Level dialog box for Low Voltage Probes ............................... 68
Figure 4-22 Connection diagram with LAP-F1 as master ...................................... 69
Figure 4-23 Connection diagram with LAP-F1 as slave ......................................... 70
Figure 4-24 DSO Connection dialog box ............................................................. 71
Figure 4-25 Trigger Setup dialog box ................................................................. 73
Figure 4-26 Trigger Options dialog box .............................................................. 76
Figure 4-27 Protocol Trigger dialog box for I2C .................................................. 78
Figure 4-28 Repeated Capture dialog box .......................................................... 79
Figure 4-29 Analysis drop-down menu ............................................................... 80
Figure 4-30 Find dialog box .............................................................................. 82
Figure 4-31 Find examples show ....................................................................... 83
Figure 4-33 Go To example; the File bar shows that page 3 is shown ................... 85
Figure 4-34 Highlight Data dialog box ................................................................ 85
7
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Figure 4-35 Highlight Data example; packets with Data Min = 0 are orange .......... 86
Figure 4-36 Files Comparison dialog box ............................................................ 87
Figure 4-37 Files Comparison ex; differences marked in the lower window ............ 89
Figure 4-38 Image Decode for 7-Segment LED ................................................... 89
Figure 4-39 Arithmetic operation dialog box ....................................................... 90
Figure 4-40 Arithmetic operation example; ADD A0 and A1.................................. 91
Figure 4-41 Boolean Operation dialog box .......................................................... 92
Figure 4-42 Boolean waveform example: A0 AND A1 .......................................... 93
Figure 4-43 Noise Filter dialog box .................................................................... 94
Figure 4-44 Draw Analog Waveform dialog box .................................................. 95
Figure 4-45 Draw Analog Waveform example ..................................................... 96
Figure 4-46 Real-time frequencies window ......................................................... 97
Figure 4-47 Signal Statuses window .................................................................. 98
Figure 4-48 Options drop-down menu ............................................................... 98
Figure 4-49 eMMC display dialog box................................................................. 99
Figure 4-50 eMMC Event Trigger dialog box ...................................................... 101
Figure 4-51 I/O Delay dialog box ..................................................................... 101
Figure 4-52 Long-time Record dialog box .......................................................... 102
Figure 4-53 Channel Folding dialog box ............................................................ 104
Figure 4-54 View drop-down menu .................................................................. 105
Figure 4-55 Waveform view ............................................................................. 106
Figure 4-56 Waveform area; right-click menu .................................................... 107
Figure 4-58 Signal inversion example; signal A3 is inverted ................................ 109
8
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Figure 4-59 Trigger colum; right-click on channel menu ..................................... 109
Figure 4-60 Trigger column; right-click on bus menu ......................................... 110
Figure 4-61 Bar; right-click menu ..................................................................... 110
Figure 4-62 Example of trace formatting (ch. A1 has 3pt thickness)..................... 111
Figure 4-63 State List view .............................................................................. 112
Figure 4-64 State List view; right-click menu in the number area ........................ 113
Figure 4-65 Show changes in data only example (I2C) ....................................... 114
Figure 4-66 Channel/Bus (State List view); right-click menu ................................ 114
Figure 4-67 Action Wheel ................................................................................ 116
Figure 4-68 Time between two edges is displayed inside the traces ..................... 117
Figure 4-69 Memory View window showing an SPI protocol ................................ 118
Figure 4-70 Memory View options dialog box .................................................... 119
Figure 4-71 Navigator window example showing the AC97 protocol ..................... 120
Figure 4-72 Packet List window example showing an SPI protocol ....................... 121
Figure 4-73 Packet List / Found item highlighted ............................................... 122
Figure 4-74 Packet List Settings ....................................................................... 122
Figure 4-75 Packet List Settings / Synchronize navigation ................................... 123
Figure 4-76 Bus data synched with Packet List highlight ..................................... 124
Figure 4-77 Packet List Right-click menu ........................................................... 124
Figure 4-78 Packet List / Set as trigger condition ............................................... 125
Figure 4-79 Statistics window example showing an SPI protocol .......................... 126
Figure 4-80 Statistics / Channel selection dialog box .......................................... 127
Figure 4-81 Statistics / Customize dialog box..................................................... 127
9
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Figure 4-82 Statistics / Filter dialog box ............................................................ 128
Figure 4-83 Statistics / Highlight signals dialog box ............................................ 128
Figure 4-84 TLR Monitor window ..................................................................... 128
Figure 4-85 Find Results dialog box .................................................................. 129
Figure 4-86 Find Results example .................................................................... 130
Figure 4-87 Timing Bar ................................................................................... 130
Figure 4-88 Help drop-down menu ................................................................... 132
Figure 4-89 About ZP-Logic information window ................................................ 133
Figure 4-90 Send Feedback dialog box ............................................................. 138
10
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Table of Tables
Table 1:1 LAP-F1 package content .................................................................... 17
Table 1:2 Supported operating systems ............................................................. 18
Table 1:3 PC hardware requirements and recommendations ................................ 18
Table 1:4 LAP-F1 specifications ......................................................................... 20
Table 1:5 Available memory depths ................................................................... 21
Table 1:6 Optional features .............................................................................. 21
Table 1:7 LAP-F1 electrical specifications ........................................................... 21
Table 1:8 LAP-F1 low-voltage probe specifications .............................................. 22
Table 1:9 LAP-F1 special purpose probes specifications ....................................... 22
Table 1:10 LAP-F1 input ports .......................................................................... 23
Table 2:1 General advices for cleaning, operation and storage ............................. 32
Table 3:1 UI description; “Area” refers to the letter codes on the figure above ...... 34
Table 3:2 Reposition/hide sector; right-click menu description ............................. 34
Table 4:1 Export Waveform dialog box description.............................................. 40
Table 4:2 Export Packet List dialog box description ............................................. 42
Table 4:3 Export Memory View dialog box description ......................................... 43
Table 4:4 Screen capture dialog box description ................................................. 45
Table 4:5 Print Setup dialog box description....................................................... 46
Table 4:6 General settings dialog box description ............................................... 48
Table 4:7 Start-up settings dialog box description ............................................... 49
Table 4:8 Quick Access Toolbar dialog box description ........................................ 51
11
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Table 4:9 Quick Access toolbar icons ................................................................. 53
Table 4:10 Color settings dialog box description ................................................. 54
Table 4:11 Waveform settings dialog box description .......................................... 55
Table 4:12 Hot Key settings dialog box description ............................................. 56
Table 4:13 Save settings dialog box description .................................................. 58
Table 4:14 Add Bus / Advanced Settings dialog box description ........................... 63
Table 4:15 Built-in protocol decoders ................................................................ 66
Table 4:16 Acquisition Setup dialog box description ............................................ 67
Table 4:17 Trigger Level dialog box description .................................................. 69
Table 4:18 DSO Connection dialog box description ............................................. 72
Table 4:19 Supported oscilloscope models ......................................................... 72
Table 4:20 DSO driver needed for the DSO connection ....................................... 73
Table 4:21 Trigger Setup dialog box description ................................................. 75
Table 4:22 Trigger Options dialog box description .............................................. 77
Table 4:23 Protocol Trigger dialog box description .............................................. 78
Table 4:24 Repeated Capture dialog box description ........................................... 79
Table 4:25 Description of the five standard bars ................................................. 81
Table 4:26 Find dialog box description ............................................................... 83
Table 4:27 Highlight Data dialog box description ................................................ 86
Table 4:28 Files Comparison dialog box description ............................................ 88
Table 4:29 Arithmetic operation dialog box description ........................................ 91
Table 4:30 Boolean Operation dialog box description .......................................... 92
Table 4:31 Draw Analog Waveform dialog box description ................................... 95
12
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Table 4:32 eMMC dialog box ........................................................................... 100
Table 4:33 I/O Delay dialog box description ...................................................... 102
Table 4:34 Long-time Record dialog box ........................................................... 103
Table 4:35 Standard PC requirments for the LTR function .................................. 103
Table 4:36 Channel Folding dialog box description ............................................. 104
Table 4:37 Waveform area; right-click menu description .................................... 107
Table 4:38 Channel column; right-click menu description ................................... 109
Table 4:39 Trigger column; right-click on channel menu description .................... 110
Table 4:40 Bar; right-click menu description ..................................................... 111
Table 4:41 State List example; change of channel state ..................................... 113
Table 4:42 State List view; right-click menu in the number area .......................... 113
Table 4:43 Channel/Bus (State List view); right-click menu description ................ 114
Table 4:44 Control Panel description ................................................................ 116
Table 4:45 Action Wheel description ................................................................. 117
Table 4:46 Memory view description ................................................................ 118
Table 4:47 Memory View options dialog box description ..................................... 119
Table 4:48 Packet List Items description ........................................................... 121
Table 4:49 Packet List Settings description........................................................ 123
Table 4:50 Packet List Settings / Synchrovize navigation description .................... 123
Table 4:51 Packet List Right-click menu description ........................................... 125
Table 4:52 Statistics window description ........................................................... 126
Table 4:53 LTR Monitor window dialog box ....................................................... 129
Table 4:54 Timing Bar description .................................................................... 131
13
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Table 4:51 Available data formats .................................................................... 132
Table 4:56 Hot Key descriptions ....................................................................... 137
Table 4:57 Send Feedback dialog box description ............................................ 139
Table 5:1 Sales department contact info ........................................................... 140
Table 5:2 Technical support contact info ........................................................... 140
14
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Precautions
Users are advised to carefully review this section to avoid potential hazards to
persons, this product and other products connected to it.
To protect the instrument and the Device under Test (DUT), grounding is
required during signal acquisition.
Follow the “Operating environment” recommendations from Table 2:1.
Protect the LAP-F1 from static discharge.
Avoid direct impacts and rough handling.
The LAP-F1 is an IEC 61010-1 Level 2 instrument. The relevant pollution caution
is: “Normally only non-conductive pollution occurs. But temporary conductivity
caused by the occasional condensation must be kept in mind.”
Do not place heavy objects on the LAP-F1.
As a Class A product, the LAP-F1 may cause radio interference in a domestic
environment.
Do not disassemble the LAP-F1 as this will void the warranty and may affect its
operation.
15
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
1. Introduction
1.1. Preface
This User Guide presents the Zeroplus* LAP-F1 logic analyzer, its operation and
software. The purpose of the User Guide is to help users understand and get familiar
with the operations of the instrument and the software. Throughout the document,
the instrument software is referred to as ZP-Logic and the instruments as LAP-F1.
Zeroplus attaches great importance to users’ suggestions. Users are welcome to give
us feedback by email or telephone. Thank you for purchasing the LAP-F1 logic
analyzer.
* Zeroplus is short for Zeroplus Technology Co., Ltd.
1.2. About this document
This User Guide is organized as follows: First, the characteristics of the LAP-F1 are
presented, followed by installation and setup procedures. The next section
familiarizes the user with the software user interface. Section 4 then goes in-depth
on the software functions.
NOTE The software functions in chapter 4 are sorted by their locations on the
ZP-Logic Main Menu.
NOTE The latest version of this document can be downloaded from the Zeroplus
website.
NOTE Right-click menus are found under the corresponding view modes in
chapters 4.47.1 and 4.47.2.
NOTE The newest software UI might differ from the illustrations herein.
16
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Item
LAP-F1
LAP-F1
Detail
Channels
40 ch.
64 ch.
Logic analyzer
1 1
CD w/ driver, software and manual
1 1
Low Voltage Probe
20
32
P120LV
eMMC probes
4 4
eMMC Clock In probe
1 1
USB 3.0 cable
25
37
A Male to micro B; 32.5 cm
Signal/ground cable pair
40
64
7.5 cm
Clip-on connector
80
128
USB 3.0 cable; PC-to-LAP-F1
1 1 A to B type; 1.5 m
Power cord
1 1 1.8 m
Power cable
1 1 9 V
BNC cable
1 1 1 m
1.3. Product Introduction
The LAP-F1 is a multi-purpose PC-based logic analyzer. It offers uncompromised
breadth in one single instrument: high sample rate, large channel count and deep
memory.
But the LAP-F1 is not only about GHz and Mb. The extensive protocol library
consisting of more than 110 protocol decoders, direct streaming to disk, channel
folding, eMMC decoding capability, user-friendly software and a host of other
functions make debugging a joy. All of these functions are described in chapter 4.
1.4. Package Content
All items contained in the LAP-F1 package are listed in Table 1:1. If any of the items
is missing or damaged, please contact your distributor as soon as possible.
Table 1:1 LAP-F1 package content
17
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Supported OS
Versions
Windows 10
32- and 64-bit (Recommended)
Windows 8.1
32- and 64-bit (Recommended)
Windows 7
32- and 64-bit
Windows Vista
32- and 64-bit
Windows XP
32-bit(Home, Professional Editions)
Windows 2000
Professional, Server series
Item
Value
Type
CPU
2 GHz
Minimum
Memory
RAM
2 GB
Minimum
RAM
4 GB
Recommended
Hard disk
80 GB
Minimum
Interface
USB 3.0
Recommended support
USB 2.0 and USB 1.1
Recommended compatibility
Display
Display size
17”
Recommended
Display resolution
1,024 x 768
Minimum
Display card
8 Mb SDRAM
Recommended
1.5. System Requirements
1.5.1. Operating System Requirement
The LAP-F1 supports operating systems from Microsoft only. See Table 1:2 below for
a list of supported operating systems. Please contact our Technical Support team if
you have questions about older operating systems.
Table 1:2 Supported operating systems
1.5.2. Hardware Requirements
Table 1:3 PC hardware requirements and recommendations
18
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Item
Characteristic
Supported operating systems
See Table 1:2
Acquisition Channels
40 or 64
Interface
USB 3.0 (2.0 compatible)
Sampling Frequency
Internal (Timing)
1 GHz
External (State)
200 MHz (Dual-edge)
Memory/channel
4, 8, 16, 32, 64 Mb
Trigger
Trigger Channels
40 or 64
Trigger Events
Pattern / Edge / Pulse-width / Interval (Time)
Trigger Delay
Yes
Trigger Sequence Levels
256
Trigger Pass
1-65,535
Trigger Voltage
4 simultaneous levels; 1 for each of the 4 ports
Auxiliary Cursors
250
1.6. Product Specifications
1.6.1. Product Photo
Figure 1-1 Top view of the LAP-F1
1.6.2. Specifications
19
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Protocol Triggers (HW)
I2C, I2S, SPC, SVID, UART, CAN2.0B
eMMC trigger
4 channels only; see Special functions below for full
support
Software functions
Languages
English, Chinese (Traditional), Chinese (Simplified)
Zooming & Panning
Two cursor modes
Wavefrom & UI
customization
Modify the appearance of channels, menus, traces,
windows etc
State List & Waveform View
Present the samples as a list of 1s and 0s or as a
waveform
DSO Connection
Connect to and import signals from DSOs
Files Comparison
Compare 2 files to quickly see where and how they differ
Navigator
Instantly navigate to distant parts of the waveform
Memory View
See what the memory looks like; what is read/written to
each address
Packet List
Breakdown of all packets in list form
Statistics
Table view of number of periods, periods that satisfy
conditions etc
Find Results
Set conditions, look up the information meets the
requirements
eMMC Decoder
Decode 4 eMMC signals for free
Real-time Signal Activity
Live view of probe activity
Protocol Decoders
More than 110 free, built-in protocol decoders
Miscellaneous
Phase Errors
< 3 ns
Power
AC (IN): 100-240 V 50/60 Hz; DC (OUT): 9 V / 5.55 A
Dimensions
322 x 180 x 38 mm
Special Functions (Optional)
See chapter 1.6.4.
Certifications
CE and FCC
Model
Channels
Memory depths available
LAP-F1
40
4, 8, 16, 32 and 64 Mb/channel
LAP-F1
64
4, 8, 16, 32 and 64 Mb/channel
Table 1:4 LAP-F1 specifications
1.6.3. Available Models
20
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Feature
Description
Channel Folding
LAP-F1 offers the ability to concentrate the total memory on a limited
number of channels. Ex: The 40 channels model with 4 Mb/ch. has 8
Mb available if only 16 channels are active; 16 Mb for 8 channels etc;
see chapter 4.44 for details.
eMMC 5.1 / SD
3.0
Get the special eMMC probes and unlock 32 channels at for 2 GHz
sampling to fully trigger and decode all the signals of eMMC5.1/SD3.0;
see chapter 4.40 for details.
Long-Time
Record
This function is used to stream samples directly to disk. The speed
can reach 300MB/s using USB 3.0. The Long-Time Record function
can be used to acquire signals for 7 hours to 35 days depending on the
acquisition setup and available storage; see chapter 4.43 for details.
Item
Minimum
Normal
Maximum
Phase error
0.2 ns
-
3 ns
Working Voltage (DC)
-
9 V
-
Standby Current
- - 1.9 A
Working Current
- - 2.0 A
Standby Power
- - 17 W
Working Power
- - 18 W
Table 1:5 Available memory depths
1.6.4. Optional Features
Table 1:6 lists the optional features; see chapters 4.40, 4.43 and 4.44.
Table 1:6 Optional features
1.6.5. Electrical Specifications
Table 1:7 LAP-F1 electrical specifications
1.6.6. Probe Specifications
The LAP-F1 comes with Low Voltage probes; one per channel. 4 eMMC probes are
also included in the standard purchase.
3 additional probe types are available for sale: TTL probes, Negative logic probes and
eMMC/SD probes. These are presented in Table 1:8 and Table 1:9.
21
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Item
Description
Code
P120LV (Low Voltage)
Incl. in base purchase
No
Signal Type
Single-ended
Channels (Max)
64
Input Impedance
190 kohm ± 10%
Capacitance
4.3 pF ± 2 pF
DUT Bandwidth (Max)
120 MHz
Transm. Rate (Max)
120 Mbit/s
Trigger Level
User-defined
Trigger Level Range
VIH: 0.6 to 5 V
Input Signal
0V to 5V
Input DC V (Max)
± 10 V
Item
TTL
Negative Logic
eMMC/SD
Code
P100TL
P120NE
P200EM
Incl. in base purchase
Yes
No
4 incl.
Signal Type
Single-ended
Single-ended
Single-ended
Channels (Max)
64
64
32
Input Impedance
530 kohm ± 10%
190 kohm ± 10%
190 kohm ± 10%
Capacitance
8.2 pF ± 2 pF
4.3 pF ± 2 pF
4.3 pF ± 2 pF
DUT Bandwidth (Max)
100 MHz
120 MHz
200 MHz
Transm. Rate (Max)
100 Mbit/s
120 Mbit/s
400 Mbit/s
Trigger Level
User-defined
User-defined
User-defined
Trigger Level Range
VIH: 2 to 5 V
VIH: 0.3 to 5 V
or
VIH: -0.2 to -1.5 V
VIH: 0.6 to 5 V
Input Signal
-5 to 5 V
-5 to 5V
0 to 5V
Input DC V (Max)
± 5 V
± 10 V
± 10 V
Table 1:8 LAP-F1 low-voltage probe specifications
The following probes are also available for the LAP-F1.
NOTE Voltages that exceed the Input DC level can damage the probes.
Table 1:9 LAP-F1 special purpose probes specifications
22
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Port
Number
Description
Signal
Channels
32
USB connections to probes for signal acquisition.
CLK IN
1
External clock input for State mode acquisitions; see chapter
4.17
JTAG
1
Case by case usage; sits below the CLK IN port;
STACK
1
Stack multiple instruments to increase channel count; not
currently available.
TRIG. OUT
1
Connect to DSO for external triggering; see chapter 4.17.2
USB
1
Connection to the PC; both USB 3.0 and 2.0 are supported.
CLK OUT
1
LAP-F1 clock output.
DC 1 External power supply; see chapters 1.6.5 and 2.2.
1.6.7. Port Overview
Figure 1- shows the ports of the LAP-F1.
Figure 1-2 Rear view of the LAP-F1.
Table 1:10 LAP-F1 input ports
In Figure 1-, cables are connected to the LAP-F1 ports listed above. Some of the 32
signal channel ports are seen in the left part of the picture.
23
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Figure 1-3 Cable connections to the LAP-F1
24
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
2. Installation and Setup
2.1. Software Installation
NOTE For users who have internet access, we recommend that you download the
latest version of the ZP-Logic software from our website:
www.zeroplus.com.tw.
Close all other programs and connect the LAP-F1 to the PC via USB. Insert the
ZP-Logic Software CD into the CD-ROM. If the CD does not auto play, open the
set.exe file manually. The dialog box from Figure 2-1 will be shown.
Figure 2-1 Main installation window
Choose the Application Setup as this option will install both the software and the
instrument driver. The Driver Setup is for driver reinstallation.
Before the installation starts you will be asked to read the License Agreement
carefully. “I accept the terms of the license agreement” must be checked to
continue.
25
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Clicking “Next” throughout the installation to install the standard version is
recommended, but options for customizing the installation are also available for
users who want that. Upon completion, the user will be prompted to restart the
computer; it is recommended to do so.
When the ZP-Logic is launched for the first time, a Find New Hardware dialog box will
appear and the driver will then be installed automatically. ZP-Logic will also
download all the available protocol decoders, as seen in Figure 2-2.
Figure 2-2 Protocol Wizard interface
Once the ZP-Logic and the driver installations have finished the LAP-F1 and the
ZP-Logic are ready for use.
2.2. Hardware Setup
Please prepare the probes. Connect the USB cables with the probes as shown in
Figure 2-3 .
26
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Figure 2-3 USB connection to the TTL probes
Proceed to connect the USB cables to the instrument; see Figure 2-4.
Figure 2-4 Test cables connected to the LAP-F1
Connect the LAP-F1 to the PC using the USB, then power up the instrument to ensure
that it‘s working. Connect the AC power cord to the transformer and the DC cable to
DC plug of the LAP-F1. The power lamp indicated in Figure 2-5 turns on when the
power is connected.
27
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Figure 2-5 Signal cable connection and power lamp location
2.3. Connection to DUT
The LAP-F1 comes with two flying lead type of probes included: one low-voltage
probes per channel and four eMMC probes. (Additionally, TTL probes and negative
logic probes are available for purchase.) All of the probe types are active, i.e. they
are not merely pieces of wire but have active components in the probe head that
amplify, filter, isolate and in other ways improve the signal quality. These
characteristics make the probes well-suited for high-speed signal measurements.
Each active probe provides two channels and consists of four cables: two signal
cables and two ground cables that all have Dupont pods on the ends; see Figure 2-6 .
Note that each port on the LAP-F1 carries to signals; the probes connected to port A0
will show as traces A0 and A1 in the software and so on. The two probe signal cables
are numbered; the lowest number will correspond to the lowest numbered channel in
the software. Ex: If a brown probe with numbers 12 and 13 is connected to the 4th
D-port, then probe lead 12 will be shown on channel D6 in the software and lead 13
on channel D7. See the port names on Figure 2-5.
28
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
Figure 2-6 Connection to DUT (yellow and orange probes)
NOTE Each USB cable from the probe to the LAP-F1 carries two signals. The two
signals are completely independent.
NOTE There is one ground cable per signal cable (to have short ground leads).
NOTE The signal cables are transparent and the ground cables are black.
NOTE Zeroplus also offers another two probe types: Low-voltage and negative
logic probes. Both are flying lead type and active.
NOTE Each signal-ground pair of cables is glued in one end and flies in the other.
If the ground pins are not conveniently positioned on the DUT, it is
possible to turn the cable pairs around so that the ground pins can be left
hanging.
NOTE The supplied probes are numbered and colored since this can help
eliminate confusion. However, all probes of one type are electrically
identical so it is not necessary to follow the numbering.
NOTE There is a second way to find out which of the signal cables will correspond
to the lowest-numbered channel of the port: Look at the probe from the
USB connection side of the PCB; the lowest numbered channel will be the
left one.
29
LAP-F1 Logic Analyzer | User Guide v1.6 | www.zeroplus.com.tw
NOTE If the probes do not connect well to the DUT pins, users can try to use the
supplied clip-on (grip) connectors. Connect the signal lead to the clip-on
pin then, compress the clip-on to reveal two metal prongs that can be
hooked onto the contact points.
NOTE To avoid large attenuation, the cable length between signal pad and the
DUT should not exceed 3 cm. This is achieved with the provided probes.
2.4. eMMC Probe Tuning
NOTE This procedure only concerns eMMC probes; the Trigger Voltage of TTL,
Low-voltage and Negative Logic probes are adjusted as described in
chapter 4.17.1.
Figure 2-7 shows an eMMC probe. Turn the tiny screw as explained in the steps
below to adjust the Trigger Level.
Figure 2-7 eMMC probe tuning screw
STEP 1 Connect the probe to the LAP-F1.
STEP 2 Connect the Dupont connector of the probe with a 50/50 clock signal or
another 50/50 signal that can be used as a reference.
STEP 3 Capture the signal. The aim of this exercise is to have the trace of the
acquisition show as equally long periods of high and low.
STEP 4 If more than 50% of the trace is high, turn the screw on top of the probe
clockwise to reduce the duty cycle and vice versa if more than 50% of the
trace is low.
STEP 5 Repeat steps 3-5 until the duty cycle of the reference signal is 50/50.
30
Loading...