
查询PCA0495A供应商
9939 Via Pasar • San Diego, CA 92126
TEL (858) 621-2700 FAX (858) 621-2722
PCA0495A
PHASE LOCKED LOOP
PHASE NOISE (1 Hz BW, typical)
-5 0
-6 0
-7 0
-8 0
-9 0
Rev
A1
FEATURES
• Frequency Range:
•
Step Size:
•
- Style Package
cPLL
470
100
-
520
KHz
MHz
APPLICATIONS
•
Satellite Modems
Mobile Radios
•
CATV
•
PERFORMANCE SPECIFICATIONS
Frequency Range
Phase Noise @ 10 kHz offset (1 Hz BW, typ.)
Harmonic Suppression (2nd, typ.)
Sideband Spurs (typ.)
Power Output
Load Impedance
Step Size
Charge Pump Output Current
Switching Speed (typ., adjacent channel)
Startup Lock Time (typ.)
Operating Temperature Range
Package Style
-100
-110
-120
-130
-140
1000 10000 100000
VALUE UNITS
470
-
-98
-10
-65
520
MHz
dBc/Hz
dBc
dBc
4±3 dBm
50
100
3750
3
5
-40 to 85
Ω
KHz
µΑ
mSec
mSec
°C
cPLL
POWER SUPPLY REQUIREMENTS
Supply Voltage (Vcc, nom.)
Supply Current (Icc, typ.)
All specifications are typical unless otherwise noted and subject to change without notice.
APPLICATION NOTES
• AN-107 : How to Solder Z-COMM VCOs / PLLs
• AN-200 : Mounting and Grounding of Z-COMM PLLs
• AN-201 : PLL Fundamentals AN-202 : PLL Functional Description
NOTES:
Reference Oscillator Signal: 5 MHz<f
Fre
uency Synthesizer IC: Analog Devices - ADF4113
© Z-Communications, Inc.
<100 MHz
osc
Page 1
3.3
25
Vdc
mA
All rights reserved

LOW COST - HIGH PERFORMANCE
PHASE LOCKED LOOP
550
525
500
475
450
425
400
375
FREQUENCY (MHz)
350
0 0.25 0.5 0.75 1 1.25 1.5 1.75 2 2.25 2.5 2.75
VCO TUNING CURVE, typ.
TUNING VOLTAGE (Vdc)
VCO POWER CURVE, typ.
PCA0495A
PAGE 2
°c
85
°c
25
°c
-40
10
9
8
7
6
5
4
3
2
OUTPUT POWER (dBm)
383 404 423 438 451 464 475 486 496 506 516 525
FREQUENCY (MHz)
PHYSICAL DIMENSIONS
Bottom
View
1
2
3
Top View
12
Z-COMM
4
SIDE VIEW
11
PCAXXXXX
5
W/O #
10
9
8
7
6
1. The insi de radius of all 14 half h oles at the perimeter of th e board
are plated to provide a surface for the attachment of t he PLL Modul e
to the motherboard. 5 pads are for groundi ng, 8 pads are f or signal
interface.
2. The sur f ace of th e shield is tin-plated and may be sol dered to.
The shield's base metal is brass.
3.The ground plane on the bott om side is ground and attaches to a
ground track on the top side of the board as well as to the shield.
4. Unless otherwise n oted all dimensions are in in c hes.
5.Unless otherwise noted all tolerances are as follows:
.xxx = ± .010
P1 RF OUTPUT
P2 REFERENCE OSCILLATOR INPUT
P3 CLOCK
P4 DATA
P5 LOAD ENABLE
P6 LOCK DETECT
P7 VCC
P8 GROUND
P9 NO CONNECTION
P10-12 GROUND
25
°c
© Z-Communications, Inc.
Page 2
Printed in the U.S.A.