XILINX XQR18V04CC44V, XQR18V04CC44M, XQ18V04VQ44N, XQ18V04CC44M Datasheet
DS082 (v1.2) November 5, 2001 www.xilinx.com 1
Preliminary Product Specification 1-800-255-7778
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Features
• In-system programmable 3.3V PR OMs for
configuration of Xilinx FPGAs
- Endurance of 2,000 program/erase cycles
- Program/erase over full military temperature range
• IEEE Std 1149.1 boundary-scan (JTAG) support
• Cascadable for storing longer or multiple bitstreams
• Dual configuration modes
- Serial Slow/Fast configuration (up to 33 MHz)
- Parallel (up to 264 Mbps at 33 MHz)
• Low-power advanced CMOS FLASH process
• 5V tolerant I/O pins accept 5V, 3.3V and 2.5V signals.
• 3.3V or 2.5V output capability
• Available in CC44 and VQ44 packages.
• Design suppor t using the Xilinx Alliance™ and
Foundation™ series software packages.
• JTAG command initiation of standard FPGA
configuration.
• Available to Standard Microcircuit Drawing
5962-01525.
- For more information contact Defense Supply
Center Columbus (DSCC) at
http://www.dscc.dla.mil
Radiation Hardenned XQR18V04
• Fabricated on Epitaxial Substrate
• Latch-Up Immune to >120 LET
• Guaranteed TID of 40 kRad(Si)
• Supports SEU Scrubbing
Description
Xilinx introduces the QPro™ XQ18V04 and XQR18V04
series of QML in-system programmable and radiation hardened configuration PROMs. Initial devices in this 3.3V family are a 4-megabit PROM that provide an easy-to-use,
cost-effective method for re-programming and storing large
Xilinx FPGA configuration bitstreams.
When the F PGA is in Master S erial mode, it generates a
configuration clock that drives the PROM. A short access
time after the r ising CCLK, data is available on the PROM
DATA (D0) pin that is connect ed to the FPGA D
IN
pin. The
FPGA generates the appropri ate number of clock pulses to
complete the configuration. When the FPGA is in Slave
Serial mode, the PROM and the FPGA are c locked by an
external clock.
When the FPGA is in Express or SelectMAP Mode, an
external oscillator will generate t he configuration c lock that
drives the PROM and the FPGA. After the rising CCLK
edge, data are available on the PROMs D ATA (D0-D7) pins.
The data will be clocked into the FPGA on the following rising edge of the CCLK. Neither Express nor SelectMAP utilize a Length Count, so a free-running oscillator may be
used. See Figure 6.
0
QPro XQ18V04 (XQR18V04) QML
In-System Programmable
Configuration PROMs
DS082 (v1.2) November 5, 2001
05
Preliminary Product Specification
R
Figure 1: XQ18V04 Series Block Diagram
Control
and
JTAG
Interface
Memory
Serial
or
Parallel
Interface
D0 DATA
(Serial or Parallel
[Express/SelectMAP] Mode)
D[1:7]
Express Mode and
SelectMAP Interface
Data
Address
CLK
CE
TCK
TMS
TDI
TDO
OE/Reset
CEO
Data
DS026_01_021000
7
CF
QPro XQ18V04 (XQR18V04) QML In-System Programmable Configuration PROMs
2 www.xilinx.com DS082 (v1.2) Nov em ber 5, 2001
1-800-255-7778 Preliminary Product Specification
R
Multiple devices can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all PROMs in this
chain are interconnected. All devices are compatible and
can be cascaded with other members of the family or with
the XC1700L one-time programmable Serial PROM family.
Pinout and Pin Description
Table 1: Pin Names and Descriptions (pins not listed are “no connect”)
Pin
Name
Boundary
Scan
Order Function Pin Description
44-pin
VQFP
44-pin
CLCC
D0 4 DAT A OUT D0 is the DAT A output pin to provide data for c onfiguring an
FPGA in serial mode.
40 2
3OUTPUT
ENABLE
D1 6 DATA OUT D0-D7 are the output pins to provide parallel data for
configuring a Xilinx FPGA in Express/SelectMap mode.
29 35
5OUTPUT
ENABLE
D2 2 DATA OUT 42 4
1OUTPUT
ENABLE
D3 8 DATA OUT 27 33
7OUTPUT
ENABLE
D4 24 DATA OUT 9 15
23 OUTP UT
ENABLE
D5 10 DATA OUT 25 31
9OUTPUT
ENABLE
D6 17 DATA OUT 14 20
16 OUTP UT
ENABLE
D7 14 DATA OUT 19 25
13 OUTP UT
ENABLE
CLK 0 DATA IN Each rising edge on the CLK input increments the internal
address counter if both CE
is Low a n d OE/RESET is High.
43 5
OE/
RESET
20 DATA IN When Low, this input holds the address counter reset and
the DATA output is in a high-impedance state. This is a
bidirectional open-drain pin that is held Low while the
PROM is reset. Polarity is NOT programmable.
13 19
19 DATA OUT
18 OUTP UT
ENABLE
CE
15 DATA IN When CE is High, this pin puts the device into standby
mode and resets the address counter. The DA T A output pin
is in a high-impedance state, and the device is in low power
standby mode.
15 21
QPro XQ18V04 (XQR18V04) QML In-System Programmable Configuration PROMs
DS082 (v1.2) November 5, 2001 www.xilinx.com 3
Preliminary Product Specification 1-800-255-7778
R
CF 22 DATA OUT Allows JTAG CONFIG instruction to initiate FPGA
configuration without powering down FPGA. This is an
open-drain output that is pulsed Lo w by the JTAG CONFIG
command.
10 16
21 OUTP UT
ENABLE
CEO 13 DATA OUT Chip Enable Output (CEO
) is connected to the CE input of
the next PROM in the chain. This output is Low when CE
is
Low and OE/RESET
input is High, AND the internal
address counter has been incremented beyond its
Terminal Count (TC) value. When OE/RESET
goes Low,
CEO
stays High until the PROM is brought out of reset by
bringing OE/RESET
High.
21 27
14 OUTP UT
ENABLE
GND GND is the ground connection. 6, 18,
28 &
41
3, 12,
24 &
34
TMS MODE SELECT The state of TMS on the rising edge of TCK determines the
state transitions at the Test Access Port (TAP) controller.
TMS has an internal 50K ohm resistive pull-up on it to
provide a logic "1" to the device if the pin is not driven.
511
TCK CLOCK This pin is the JTAG test clock. It sequences the TAP
controller and all the JTAG test and programming
electronics.
713
TDI DATA IN This pin is the serial input to all JTAG instruction and data
registers. TDI has an internal 50K ohm resistive pull-up on
it to provi de a l ogi c "1" to th e syste m if the pin is not driv en.
39
TDO DAT A OUT This pin is the serial output f or all JTAG instruction and data
registers. TDO has an internal 50K ohm resistive pull-up on
it to provide a logic "1" to the system if the pin is not driven.
31 37
V
CC
Positive 3.3V supply voltage for internal logic and input
buffers.
17, 35
& 38
23, 41
& 44
V
CCO
Positive 3.3V or 2.5V supply voltage connected to the
output voltage drivers.
8, 16,
26 &
36
14, 22,
32 &
42
Table 1: Pin Names and Descriptions (pins not listed are “no connect”) (Continued)
Pin
Name
Boundary
Scan
Order Function Pin Description
44-pin
VQFP
44-pin
CLCC
QPro XQ18V04 (XQR18V04) QML In-System Programmable Configuration PROMs
4 www.xilinx.com DS082 (v1.2) Nov em ber 5, 2001
1-800-255-7778 Preliminary Product Specification
R
Xilinx FPGAs and Compatible PROMs
Capacity
In-System Programming
In-System Programmable PROMs can be programmed individually, or two or more can be daisy-chained together and
programmed in-system via the standard 4-pin JTAG protocol as shown in Figure 2. In-system programming offers
quick and efficient design iterations an d eliminates unnecessary package handling or socketing of devices. The Xilinx
development system provides the programming data
sequence using either Xilinx JTAG Programmer software
and a download cable, a third-party JTAG dev elopment system, a JTAG-compatible board tester, or a simple microprocessor interface that emulates the JTAG instruction
sequence. The JTAG Programmer software also outputs
serial vector format (SVF) files for use with any tools that
accept SVF format and with automatic test equipment.
All outputs are held i n a high-impedance state or held at
clamp levels during in-system programming.
OE/RESET
The ISP programming algorithm requires issuance of a
reset that w ill c au s e OE to go Low.
External Programming
Xilinx reprogrammable PROMs can also be programmed by
the Xilinx HW-130 device programmer. This provides the
added flexibility of using pre-programmed d evices in board
design and boundary-scan manufacturing tools, with an
in-system programmable option for future enhancements
and design changes.
Reliability and Endurance
Xilinx in-system programmable p roducts provide a guaranteed endurance level of 2,000 in-system program/erase
cycles and a minimum data retention of ten years. Each
device meets all functional, performance, and data retention
specifications within this endurance limit.
Design Security
The Xilinx in-syst em programmab le PROM de vices incorporate advanced data security features to fully protect the programming data against unauthorized reading. Table 2
shows the security setting available.
The read security bit can be set by the user to prevent the
internal programming pattern f rom bei ng read or copied via
JTAG. When set, it a llows device erase. Erasing the entire
device is the only way to reset the read security bit.
Table 2: Data Security Options
Device
Configuration
Bits
XQ(R)18VO4
PROMs
XQV100 781,216 1
XQV(R)300 1,751,808 1
XQV(R)600 3,607,968 1
XQV(R)1000 6,127,744 2
XQV(R)600E 3,961,632 1
XQV(R)1000E 6,587,520 2
XQV(R)2000E 10,159,648 3
Devices Configuration Bits
XQ(R)18V04 4,194,304
Default = Reset Set
Read Allowed
Program/Erase Allowed
Read Inhibited via JTAG
Erase Allowed
QPro XQ18V04 (XQR18V04) QML In-System Programmable Configuration PROMs
DS082 (v1.2) November 5, 2001 www.xilinx.com 5
Preliminary Product Specification 1-800-255-7778
R
IEEE 1149.1 Boundary-Scan ( JTAG)
The XQ(R)18V0 4 famil y is fully com pliant wit h the IEEE Std.
1149.1 Boundary-Scan, also known as JTAG. A Test
Access Port (TAP) and regi sters are provided to s uppo rt all
required boundary scan instructions, as well as many of the
optional instructions specified by IEEE Std. 1149.1. In addition, the JTAG interf ace is used to imp lement in-syst em programming (ISP) to facilitate configuration, erasure, and
verification operations on the XQ(R)18V04 device.
Table 3 lists the required and optional boundary-scan
instructions supported in the XQ(R)18V04. Refer to the
IEEE Std. 1149.1 specificati o n for a complete descrip tion of
boundary-scan architecture and the required and optional
instructions.
Figure 2: In-System Programming Operation (a) Solder Device to PCB and (b) Program Using Download Cable
DS026_02_011100
G
N
D
V
CC
(a) (b)
Table 3: Boundary Scan Instructions
Boundary-Scan
Command
Binary
Code [7:0] Description
Requ ired In s truc ti o ns
BYPASS 11111111 Enables BYP ASS
SAMPLE/
PRELOAD
00000001 Enables boundary-scan
SAMPLE/PRELOAD
operation
EXTEST 00000000 Enables boundary-scan
EXTEST operation
Optional Instructions
CLAMP 11111010 Enables boundary-scan
CLAMP operation
HIGHZ 11111100 All outputs in
high-impedance state
simultaneously
IDCODE 11111110 Enables shifting out
32-bit IDCODE
USERCODE 11111101 Enables shifting out
32-bit USERCODE
XQ(R)18V04 Specific Instructions
CONFIG 11101110 Initiates FPGA
configuration by pulsing
CF
pin Low
QPro XQ18V04 (XQR18V04) QML In-System Programmable Configuration PROMs
6 www.xilinx.com DS082 (v1.2) Nov em ber 5, 2001
1-800-255-7778 Preliminary Product Specification
R
Instruction Register
The Instruction Register (IR) for the XQ(R)18V04 is eight
bits wide and is connected between TDI and TDO during an
instruction scan sequence. In preparation for an instruction
scan sequence, the instruction register is parallel loaded
with a fixed instruction capture pattern. This pattern is
shifted out onto TDO (LSB first), while an instruction is
shifted into the instructi on register from TDI. The detailed
compos ition of the instructi on captur e pattern is illustrat ed
in Figure 3.
The ISP Status field, IR(4), contains logic "1" if the device is
currently in ISP mode; otherwise, it will contain logic "0".
The Security field, IR(3 ), will contain logic "1" if th e device
has been programmed with the security option turned on;
otherwise, it will contain logic "0".
Boundary Scan Register
The boundary -s can register is used t o control and observe
the state of the device pins during the EXTEST, SAMPLE/PRELOAD, and CLAMP instructions. Each output pin
on the XQ(R)18V00 has two register stages that contribute
to the boundary-scan register, while each input pin only has
one register stage.
For each output pin, the register stage nearest to TDI c ontrols and observes the output state, and the second stage
closest to TDO controls and obser ves the High-Z enable
state of the pin.
For each input pin, the register stage controls and observes
the input state of the pin.
Identification Registers
The IDCODE is a fixed, vendor-assigned value that is used
to electrically identify the manufacturer and type of the
device being addressed. The IDCODE register is 32 bits
wide. The IDCODE register can be shifted out for examina-
tion by using the IDCODE instruction. The IDCODE is available to any other system component via JTAG.
The IDCODE register has the following binary format:
vvvv:ffff:ffff:aaaa:aaaa:cccc:cccc:ccc1
where
v = the die version number
f = the family code (50h for XQ(R)18V04 family)
a = the ISP PROM product ID (26h for the XQ(R)18V04)
c = the company code (49h for Xilinx)
Note: The LSB of the IDCODE register is always read as
logic "1" as defined by IEEE Std. 1149.1
Table 4 lists the IDCODE register values for the
XQ(R)18V00 devices. 0
The USERCODE instr uction gives access to a 32-bit user
programmable scratch pad typically used to supply information about the device’s programmed contents. By using t he
USERCODE instruction, a user-programmable identification code can be shifted out for exam ination. This code is
loaded into the USERCODE register during programming of
the XQ(R)18V04 device. If the device is blank or was not
loaded during programming, the USERCODE register will
contain FFFFFFFFh.
XQ(R)18V04 TAP Characteristics
The XQ(R)18V04 family performs both in-system programming and IEEE 1149.1 boundar y-sc an (JTAG) testing via a
single 4-wire Test Access P ort (TAP). This simplifies sys tem
designs and allows standard Automatic Test Equi pment to
perform both functions. The AC characteristics of the
XQ(R)18V04 TAP are descr ibed as follows.
TAP Timing
Figure 4 shows the timing relationships of the TAP signals.
These TAP timing characteristics are identical for both
boundary-s can and ISP operations.
IR[7:5] IR[4] IR[3] IR[2] IR[1:0]
TDI-> 0 0 0 ISP
Status
Security 0 0 1
->TDO
Notes:
1. IR(1:0) = 01 is specified by IEEE Std. 1149.1
Figure 3: Instruction Register Values Loaded into IR as
Part of an Instruction Scan Sequence
Table 4: IDCODES Assigned to XQ(R)18V04 Devices
ISP-PROM IDCODE
XQ(R)18V04 05026093h
Loading...