Vizio GV46L HDTV, GV46L HDTV10A Service Manual

Service Manual

Model #: VIZIO GV46L HDTV

V, Inc

320A Kalmus Drive Costa Mesa, CA 92626

TEL : [phone] FAX :[phone]

VIZIO GV46L HDTV10A
(For Samsung Panel)

Top Confidential

Table of Contents

CONTENTS PAGE

Sections

1. Features 1-1

2. Specifications 2-1

3. On Screen Display

3-1

4. Factory Preset Timings 4-1

5. Pin Assignment 5-1

6. Main Board I/O Connections

6-1

7. Theory of Circuit Operation 7-1

8. Waveforms 8-1

9. Trouble Shooting

9-1

10. Block Diagram 10-1

11. Spare parts list 11-1

12-1. Complete Parts List (GV46L HDTV_Samsung) 12-1

12-2. Complete Parts List (GV46L HDTV10A_Samsung)

12-2

Appendix

1. Main Board Circuit Diagram

2. Main Board PCB Layout

3. Assembly Explosion Drawing

Block Diagram

VIZIO GV46L_HDTV,GV46L_HDTV10A Service Manual

VINC Service Manual

VIZIO GV46L_HDTV,GV46L_HDTV10A

COPYRIGHT © 2000 V, INC. ALL RIGHTS RESERVED.

IBM and IBM products are registered trademarks of International Business Machines
Corporation.

Macintosh and Power Macintosh are registered trademarks of Apple Computer, Inc.

VINC and VINC products are registered trademarks of V, Inc.

VESA, EDID, DPMS and DDC are registered trademarks of Video Electronics Standards
Association (VESA).

Energy Star is a registered trademark of the US Environmental Protection Agency (EPA).

No part of this document may be copied, reproduced or transmitted by any means for any
purpose without prior written permission from VINC.

FCC INFORMATION
This equipment has been tested and found to comply with the limits of a Class B digital device,
pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable
protection against harmful interference in a residential installation. This equipment generates,
uses and can radiate radio frequency energy, and if not installed and used in accordance with
the instructions, may cause harmful interference to radio communications. However, there is
no guarantee that the interference will not occur in a particular installation. If this equipment
does cause unacceptable interference to radio or television reception, which can be
determined by turning the equipment off and on, the user is encouraged to try to correct the
interference by one or more of the following measures -- reorient or relocate the receiving
antenna; increase the separation between equipment and receiver; or connect the into an
outlet on a circuit different from that to which the receiver is connected.

FCC WARNING
To assure continued FCC compliance, the user must use a grounded power supply cord and
the provided shielded video interface cable with bonded ferrite cores. Also, any unauthorized
changes or modifications to Amtrak products will void the user’s authority to operate this
device. Thus VINC Will not be held responsible for the product and its safety.

CE CERTIFICATION
This device complies with the requirements of the EEC directive 89/336/EEC with regard to
“Electromagnetic compatibility.”

SAFETY CAUTION
Use a power cable that is properly grounded. Always use the AC cords as follows – USA (UL);
Canada (CSA); Germany (VDE); Switzerland (SEV); Britain (BASEC/BS); Japan (Electric
Appliance Control Act); or an AC cord that meets the local safety standards.

VIZIO GV46L_HDTV,GV46L_HDTV10A Service Manual

Chapter 1 Features

y High resolution 1366 x 768 with wide screen

y Built-in digital HDTV and standard TV combination TV tuner

y All TV formats supported (1080i, 720p, 480 p and 480i)

y Computer Monitor (RGB): up to1366 x 768 (H x V)

y Wall mounting capable with and without speakers

y 2.1 virtual surround sound (TruSurround XT) with 20W subwoofer

y Dual HDMI (High Definition Multimedia Interface)

y Independent Red, Green and Blue adjustment in TV, Video, HDMI and VGA for

user fine tuning of color temperature with reset.

y Zero Bright Pixel

y PIP, POP, CC, V-Chip, 3D Comb Filter, Zoom, Freeze, DCDi De-Interlace, 3:2 or

2:2 Reverse Pull-down, ATSC, with 8VSB & QAM demodulation, with MPEG-2

decoding, NTSC Video decoding via RF (Antenna, Cable or Satellite) or Video

(CVBS, S-Video or Component), Progressive Scan Video via Component YPbPr,

VGA or HDMI, HDTV via HDMI or Component YPbPr,

CONFIDENTIAL – DO NOT COPY

Page 1-1

File No. SG-0199

Chapter 2 Specification

1. General specification

Native Resolution

Effective Display Size

Aspect Ratio

Display Color

Brightness

Contrast Ratio

TV system

PC Inputs

Video Inputs

1366 (H)X768 (V) pixels,

1018.353 (H) x 572.544 (V) mm

16:9

8 bit, 16.7M

400 cd/ m

1,200:1 (Typical, panel spec).

NTSC/ATSC/ QAM

15pins D-sub, HDMI-DVI

2 x S-Video

2 x AV inputs (CVBS; RCA type)

2 x Component (Y Pb/Pr Cb/Cr)

2 x HDMI

2

(Min)

Audio Inputs

Audio Outputs

Audio

Power Input

Power Consumption

CONFIDENTIAL – DO NOT COPY

6 x Stereo RCA (R/L), 1 x PC Mini-Jack

Analog - 1 x stereo RCA (R/L)

1 x headphone

Digital – 1 x SPDIF Optical

10W8ȍ X 2 + 20W8ȍ X 1

100 to 240 Vac

320W Max

Page 2-1

File No. SG-0199

2. Optical characteristics

Item Specification Note

Display Pixels 1366 (H) x 768 (V) pixels

Pixel Pitch 0.7455 (H) x0.2485 (V) mm*3

Pixel Arrangement RGB vertical stripe

Color Depth 8 bit, 16.7M colors

Active Display Area 921.6 (H) x 519.2 (V) ±0.5 mm

Surface treatment of

Hard coating

Brightness 400 cd/m2 (min)

Contrast ratio (panel

spec)

Color coordinates

Viewing angle

3H

1,200:1 (Typical, dark room)

Cool (9300K):: x=0.283 ± 0.03,y=0.297 ± 0.03 RGB

Standard (6500K): x=0.313 ± 0.03, y=0.329 ± 0.03

Warm (5400K): x=0.332 ± 0.03,y=0.348 ± 0.03 RGB

User: x= 0.280± 0.03, y= 0.290± 0.03 RGB

øL 75

Hor.

øR 75

øU 75

Ver.

øD 75

RGB

/VIDEO

3. Power Supply

a. Input voltage 100-240Vac, 50/60Hz

b. Input current 3.2A or less (at AC 100V/60Hz)

c. Inrush current 60A at Vac=120V

d. Power consumption 320 W Max

e. Standby/Power-off 3 watts max. (at 120 Vac)

CONFIDENTIAL – DO NOT COPY

Page 2-2

File No. SG-0199

4. Environment

4.1 Operating

a. Temperature 0~35к

b. Humidity 0%~90% RH (No condensation)

4.2 Non-operating

a. Temperature -20~60к

b. Humidity 0%~90% RH (No condensation)

4.3 Altitude

a. Operating 0~14,000 ft

b. Non-operating 0~40,000 ft

5. Dimensions & Weight

A: Display Module B: Speaker C: Base

Display Module

a. Height 674.8 mm 749.2 mm 792.6 mm

b. Width 1128.3 mm 1128.3 mm 1128.3 mm

c. Depth 120.9 mm 132.9 mm 269.3 mm

d. Net weight 30.8+/- 0.5 kgs 33.50+/- 0.5 kgs 37.00 +/- 0.5 kgs

e. Gross Weight -- -- 44 +/- 1 kgs

CONFIDENTIAL – DO NOT COPY

Display Module +

Speaker

Display Module +

speaker + Base

Page 2-3

File No. SG-0199

6. Packaging Specification

6.1 Packaged dimensions

a. Height 960+/- 20 mm

b. Width 1300+/- 20mm

c. Depth 374 +/- 20 mm

6.2 Pallet Load

a. Sea 3 units/pallet

6.3 Container Load

a. 40’ container 108 units (@3 x 36 pallets= 108 units)

b. 20’ container 48 units (@3 x 16 pallets= 48 units)

CONFIDENTIAL – DO NOT COPY

Page 2-4

File No. SG-0199

Chapter 3 On Screen Display

ʳ

ʳ

ʳ

1. Analog Menu - RGB/AV/Component/HDMI/TV

Image Settings

ModeʳLevel 1

VIDEO Picture Mode

VIDEO Brightness(0~100) ʳʳ

VIDEO Contrast(O~100) ʳʳʳ

VIDEO

VIDEO Hue(-50~50) ʳʳʳ

VIDEO Sharpness(0~24) ʳʳʳ

VIDEO Advanced ʳʳʳ

VIDEO ʳ Noise Reduction ʳʳ

VIDEO ʳʳ Motion(0~16) ʳ

VIDEO ʳʳ Digital(0~64) ʳ

VIDEO ʳ Fleshtone

VIDEO ʳ

VIDEO

VIDEO Custom Color* ʳʳʳ

Saturation(0Д100)

Level 2

Vivid, Movie, Game,
Sport, Custom

ʳʳʳ

Dynamic Contrast
(0,1,2,3)

Backlight (High,
Medium, Low)

Level 3

ʳʳ

Off, High, Medium,
Low

ʳʳ

Level 4

ʳ

VIDEO ʳ Red(0~100) ʳʳ

VIDEO ʳ

VIDEO ʳ Blue(0~100) ʳʳ

PC ʳ Auto Adjustment ʳʳ

PC ʳ lmage Position ʳʳ

PC ʳ Phase ʳʳ

PC ʳ CIocks/Line ʳʳ

PC ʳ Color Temp ʳʳ

PC ʳʳ Warm(5400K) ʳ

PC ʳʳ Standard(6500K) ʳ

PC ʳʳ Cool(9300K) ʳ

PC ʳʳ User ʳ

PC ʳʳʳ Red(0~100)

PC ʳʳʳ

PC ʳʳʳ Blue(0~100)

PC

Green(0Д100)

Backlight (High,
Medium, Low)

ʳʳ

Green(0Д100)

CONFIDENTIAL – DO NOT COPY

Page 3-1

File No. SG-0199

When “Custom” in “Picture Mode” is selected.

Display Settings

Mode Level 1 Level 2 Level 3 Level 4

VIDEO Aspect Ratio

PC Aspect Ratio

PIP

PIP Mode Off, Large PIP, Small

* RGB doesn’t support Zoom function

** Only AV and Component 480i/480p support Panoramic function.

*** Please see 4.3 “PIP/POP Table” for PIP/POP matrix for all inputs.

16:9Ε4:3ΕZoom*Ε

Panoramic**

16:9Ε4:3

PIP, POP

PIP Position Top-Left, Top-Right,

Bottom-Left,

Bottom-Right

PIP Input ***

Audio Settings

Mode Level 1 Level 2 Level 3 Level 4

ʳ Bass(0~20) ʳ

ʳ Treble(0~20) ʳ

ʳ Balance(-10~10) ʳ

ʳ SRS TS XT* (On, Off) ʳ

ʳ Auto Volume(On, Off) ʳ

ʳ Speakers(On, Off) ʳ

ʳ Audio Out** Fixed Volume,

Variable Volume

* SRS TS XT doesn’t support DTV/TV and line out.

** When “Speakers” is off

CONFIDENTIAL – DO NOT COPY

ʳ

ʳ

ʳ

ʳ

ʳ

ʳ

ʳ

Page 3-2

File No. SG-0199

Parental Controls

Mode Level 1 Level 2 Level 3 Level 4

VIDEO Password ʳʳʳ

VIDEO ʳ Settings ʳʳ

VIDEO ʳʳ TV Rating ʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

TV Youth (UnblockedΕBlocked)

TV Youth 7 (UnblockedΕBlocked)

TV G (UnblockedΕBlocked)

TV PG (UnblockedΕBlocked)

TV 14 (UnblockedΕBlocked)

TV MA (UnblockedΕBlocked)

VIDEO ʳʳʳ Unblocked

VIDEO ʳʳ Movie Rating ʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

VIDEO ʳʳʳ

Movie G (UnblockedΕBlocked)

Movie PG(UnblockedΕBlocked)

Movie PG-13(UnblockedΕBlocked)

Movie R(UnblockedΕBlocked)

Movie NC-17(UnblockedΕBlocked)

Movie X(UnblockedΕBlocked)

VIDEO ʳʳʳ Unblocked

VIDEO ʳʳ Block Unrated

VIDEO ʳ Change

VIDEO ʳʳ Please enter

VIDEO ʳʳ Please re-enter

VIDEO ʳ Clear All

CONFIDENTIAL – DO NOT COPY

ʳ

(No, Yes)

ʳʳ

Password

ʳ

new password

ʳ

new password

ʳʳ

(No,Yes)

Page 3-3

File No. SG-0199

Setup

Mode Level 1 Level 2 Level 3 Level 4

ʳ Closed Caption ʳʳ ʳ

Display CC1, CC2, CC3, CC4, TEXT1,

TEXT2, TEXT3, TEXT4

Captions on mute On, Off

ʳ

Language English, French,

ʳ

Spanish

ʳ

ʳ

TV

TV

TV

TV

DTV

Factory Reset (No,Yes) ʳʳ

Image Cleaner ʳʳ

TV Menu ʳʳ

ʳ Auto Scan ʳ

ʳ Set Channel Add/Skip

ʳ Cable/Antenna ʳ

DTV Menu* ʳʳ

Firmware Version

* DTV menu is followed by options in the following point 2 when it is selected.

2. DTV Menu

ʳ

ʳ

ʳ

ʳ

ʳ

ʳ

ʳ

ʳ

Level 1 Level 2 Level 3 Level 4 Level 5

DTV Tuner Setup ʳʳʳʳ

ʳ Time Zone ʳʳʳ

ʳʳ Hawaii ʳʳ

ʳʳ Eastern Time ʳʳ

ʳʳ Indiana ʳʳ

ʳʳ Central Time ʳʳ

ʳʳ Mountain Time ʳʳ

ʳʳ Arizona ʳʳ

ʳʳ Pacific Time ʳʳ

ʳʳ Alaska ʳʳ

ʳ Cable/Air/Auto ʳʳʳ

CONFIDENTIAL – DO NOT COPY

Page 3-4

File No. SG-0199

Level 1 Level 2 Level 3 Level 4 Level 5

ʳ Scan* ʳʳʳ

ʳ Manual Scan* ʳʳ

ʳʳ Scan mode ʳʳ

ʳʳ ʳ Add-on Mode ʳ

ʳʳ ʳ Range Mode ʳ

ʳʳ ʳ ʳ From Channel

ʳʳ ʳ ʳ To Channel

ʳ Channel Skip ʳʳʳ

ʳ Digital Audio Out ʳʳʳ

ʳʳ PCM ʳʳ

ʳʳ OFF ʳʳ

ʳʳ Dolby Digital ʳʳ

Closed Caption ʳʳʳʳ

ʳ Analog Closed

CC1~CC4ޔOFF

ʳʳ

Caption

ʳ Digital Closed

CAPTION

Service 1~Service 6,

OFF

ʳʳ

ʳ Digital Closed Style ʳʳʳ

ʳʳ As Broadcaster ʳʳ

ʳʳ Custom ʳʳ

ʳʳ ʳ Font Size ʳ

ʳʳ ʳ ʳ Large

ʳʳ ʳ ʳ Small

ʳʳ ʳ ʳ Medium

ʳʳ ʳ Font Color ʳ

ʳʳ ʳ ʳ Black

ʳʳ ʳ ʳ White

ʳʳ ʳ ʳ Green

ʳʳ ʳ ʳ Blue

ʳʳ ʳ ʳ Red

ʳʳ ʳ ʳ Cyan

ʳʳ ʳ ʳ Yellow

ʳʳ ʳ ʳ Magenta

ʳʳ ʳ Font Opacity ʳ

ʳʳ ʳ ʳ Solid

ʳʳ ʳ ʳ Translucent

ʳʳ ʳ ʳ Transparent

CONFIDENTIAL – DO NOT COPY

Page 3-5

File No. SG-0199

Level 1 Level 2 Level 3 Level 4 Level 5

ʳʳ ʳ Background Color ʳ

ʳʳ ʳ ʳ Black

ʳʳ ʳ ʳ White

ʳʳ ʳ ʳ Green

ʳʳ ʳ ʳ Blue

ʳʳ ʳ ʳ Red

ʳʳ ʳ ʳ Cyan

ʳʳ ʳ ʳ Yellow

ʳʳ ʳ ʳ Magenta

ʳʳ ʳ Background Opacity ʳ

ʳʳ ʳ ʳ Solid

ʳʳ ʳ ʳ Translucent

ʳʳ ʳ ʳ Transparent

ʳʳ ʳ Window Color ʳ

ʳʳ ʳ ʳ Black

ʳʳ ʳ ʳ White

ʳʳ ʳ ʳ Green

ʳʳ ʳ ʳ Blue

ʳʳ ʳ ʳ Red

ʳʳ ʳ ʳ Cyan

ʳʳ ʳ ʳ Yellow

ʳʳ ʳ ʳ Magenta

ʳʳ ʳ Window Opacity ʳ

ʳʳ ʳ ʳ Solid

ʳʳ ʳ ʳ Translucent

ʳʳ ʳ ʳ Transparent

Parental control

CONFIDENTIAL – DO NOT COPY

Page 3-6

File No. SG-0199

Chapter 4 Factory preset timings

This timing chart is already preset for this LCD TV.

1. RGB PC preset modes

Mode

Resolution

No.

1 640x480 60 31.5 59.94 N N 25.175 Windows

2 640x480 75 37.5 75.00 N N 31.500 Windows

3 800x600 60 37.9 60.317 P P 40.000 Windows

4 800x600 75 46.9 75 P P 49.500 Windows

5 800x600 85 53.7 85.06 P P 56.250 Windows

6 1024x768 60 48.4 60.01 N N 65.000 Windows

7 1024x768 70 56.5 70.07 N N 75.000 Windows

8 1024x768 75 60.0 75.03 P P 78.750 Windows

9 1366X768 60 47.7 60.00 P N 85.500 Windows

10 1280X1024 60 63.98 60.02 P P 108.000 Windows

Refresh

Rate

(Hz)

Horizontal

Frequency

(KHz)

Vertical

Frequency

(Hz)

Horizontal

Sync

Polarity

(TTL)

Vertical

Sync

Polarity

(TTL)

Pixel Rate

Remark

(MHz)

Remark: P: positive, N: negative 1024x768 @60 Hz: Primary

2. HDMI video digital preset modes

Mode No. Resolution

1 480i

2 480p

3 720p

4 1080i

CONFIDENTIAL – DO NOT COPY

Page 4-1

File No. SG-0199

3. HDMI- DVI preset modes

- through HDMI interface by an optional interface cable

3.1 Video input

3.2 PC input

Mode No. Resolution

1 480i

2 480p

3 720p

4 1080i

Mode

Resolution

No.

1 640x480 60 31.5 59.94 N N 25.175 Windows

Refresh

Rate

(Hz)

Horizontal

Frequency

(KHz)

Vertical

Frequency

(Hz)

Horizontal

Sync

Polarity

(TTL)

Vertical

Sync

Polarity

(TTL)

Pixel Rate

Remark

(MHz)

CONFIDENTIAL – DO NOT COPY

Page 4-2

File No. SG-0199

Chapter 5 Pin Assignment

1. Input

1.1 RGB PC Connector

a. Type: Analog

b. Frequency: H: 30-80KHz V: 60-85Hz

c. Signal level: 0.7Vp-p

d. Impedance: 75ȍ

e. Synchronization H/V separate sync:

H/V composite sync: Sync on Green

TTL

TTL

f. Video bandwidth: 135MHz

g. Connector type: 15-pin D-Sub, female

ˈ

˄˃

˄ˈ

ˈ

˄ˈ

˄

ˉ˄˃

˄˄

˄

ˉ

˄˄

Pin Number Pin Assignment Pin Number Pin Assignment

1 Red video input 9 +5V

2 Green video input 10 Ground

3 Blue video input 11 No connection

4 Ground 12 (SDA)

5 Ground 13 Horizontal sync

(Composite sync)

6 Red video ground 14 Vertical sync

7 Green video ground 15 (SCL)

8 Blue video ground

CONFIDENTIAL – DO NOT COPY

Page 5-1

File No. SG-0199

1.2 HDMI Connector

a. Frequency: H: 15.734KHz V: 60Hz

H: 31KHz V: 60Hz

H: 45KHz V: 60Hz

H: 33KHz V: 60Hz

b. Polarity: Positive or Negative

c. Type: Type A

d. Pin Assignment: Please see below

Pin 19

Pin 1

Pin Signal Assignment Pin Signal Assignment

1 TMDS Data2+ 2 TMDS Data2 Shield

3 TMDS Data2- 4 TMDS Data1+

5 TMDS Data1 Shield 6 TMDS Data1-

7 TMDS Data0+ 8 TMDS Data0 Shield

9 TMDS Data0- 10 TMDS Clock+

11 TMDS Clock Shield 12 TMDS Clock-

13 CEC 14 Reserved (N.C. on device)

15 SCL 16 SDA

17 DDC/CEC Ground 18 +5V Power

19 Hot Plug Detect

CONFIDENTIAL – DO NOT COPY

Page 5-2

File No. SG-0199

1.3 AV/Composite Video (CVBS) Connector

a. Frequency: H: 15.734KHz V: 60Hz (NTSC)

b. Signal level: 1Vp-p Sync (H+V):0.3V below Video (Y+C)

c. Impedance: 75ȍ

d. Connector type: RCA jack

1.4 AV/S-Video Connector

443

2

1

1, 2 = GND
3 = Luminance (Y)
4 = Chrominance(C)

a. Frequency: H: 15.734KHz V: 60Hz (NTSC)

b. Signal level: Y: 1Vp-p C: 0.286Vp-p

c. Impedance: 75ȍ

d. Connector type: 4-pin mini DIN

1.5 Component video Connector

a. Frequency: H: 15.734KHz V: 60Hz (NTSC-480i)

H: 31KHz V: 60Hz (NTSC-480p)

H: 45KHz V: 60Hz (NTSC-720p)

H: 33KHz V: 60Hz (NTSC-1080i)

b. Signal level: Y: 1Vp-p

Pb: r0.350Vp-p Pr: r0.350Vp-p

c. Impedance: 75ȍ

d. Connector type: RCA jack

CONFIDENTIAL – DO NOT COPY

Page 5-3

File No. SG-0199

1.6 F-type TV RF connector

NTSC system

a. Signal level Analog 1Vp-p typical (45tdB~90dB)

b. Frequency 55~801 MHz

ATSC s y s tem

a. IF-output level 1Vp-p minimum

b. Frequency 57~803 MHz

QAM system (supporting clear QAM)

a. IF-output level 1Vp-p minimum

b. Frequency 57~849 MHz

1.7 PC Stereo audio

a. Signal level: 1Vrms

b. Impedance: 47Kȍ

c. Connector type: 3.5 I mini jack

1.8 Video Stereo audio

a. Signal level: 0.7Vrms

b. Impedance: 47Kȍ

c. Frequency response: 250Hz-20KHz

d. Connector type: RCA L/R

2. Output

2.1 Analog Audio out

a. Signal level: 0.7Vrms

b. Impedance: 47Kȍ

c. Frequency response: 250Hz-20KHz

d. Connector type: RCA L/R:

2.2 Digital audio out

a. Peak emission wave length: 630 – 690 μm

b. Transmission Speed: 13.2M pbs

c. Connector type: Optical fiber transmitter

CONFIDENTIAL – DO NOT COPY

Page 5-4

File No. SG-0199

2.3 Headphone

a. Signal level: 1Vrms (max.)

b. Impedance: 32ȍ

c. Output: 50 mW

d. Connector type: Earphone mini jack

3. Acoustic

3.1 Connection

3.1.1 Left Acoustic:

Speaker connector (5-pin audio din) connected to the speaker box with 2” x 5”

8ȍ/10 W speaker

3.1.2 Right Acoustic:

Speaker connector (5-pin audio din) connected to the speaker box with 2” x 5”

8ȍ/10 W & 4” 8ȍ/20W speakers

3.2 Acoustic performance

3.2.1 Wide Range

a. Frequency response: 250Hz-20KHz ± 3 dB

b. Signal/Noise rate > 60 dB

c. Output Power: 10W rms THD 10% with 2” x 5” 8ȍ/10 W speaker

3.2.2 Sub-woofer

a. Frequency response: 20Hz-250Hz ± 3 dB

b. Signal/Noise rate > 60 dB

c. Output Power: 20W rms THD 10% with 4” 8ȍ/20 W speaker

CONFIDENTIAL – DO NOT COPY

Page 5-5

File No. SG-0199

Chapter 6 Block Diagram

System Block Diagram

LVDS BOARD

INVERTER BOARD

AUDIO
BOARD

INVERTER BOARD

POWER BOARD

IR BOARD

W1

CN5

MAIN BOARD

CN3

CN1

J11

J2

AC
CORE

J4

W2

CONFIDENTIAL – DO NOT COPY

Page 6-1

File No. SG-0199

Main board System Block Diagram

ARXD

ATXD

ATXD_HUD

ARXD_HUD

U20 4052
I/O SW

ADATA[0:23]

IPCLK0/AHS/AVS/AHREF_DE

HDMI1 AUDIO

BDATA[0:23]

IPCLK1/BHS/BVS/BDE

HDMI2 AUDIO

A4/B4/C4

A3/B3/C3_CTZ

A3/B3/C3_HUD

U43 CS3443
HDMI1 LR DAC

U36 CS3443
HDMI2 LR DAC

U46 IDTQS3253
HDMI2 AUDIO SW

U42 IDTQS3253
HDMI1 AUDIO SW

51_RXD/51_TXD

U10
MT5351

HDMI1_AUDIO_L/R
HDMI2_AUDIO_L/R

AudioAV1_R/L
AudioAV1_R/L

COMP1_Audio_R/L
COMP2_Audio_R/L
VGA_AUDIO_L/R
ATSC Audio L/R

U48 TS5V330
AUDIO SW
4/2 I/O

U49 TS5V330
AUDIO SW
4/2 I/O

ATSC Audio L/R

ATSC Y Pr Pb

W14

W5

AUDIO L/R
OUT

W12

Headphone

W8

CN17

W13

CN16

W7

W11

W10

W13

U37 24LC02
EEPROM HDMI1

U40 24LC02
EEPROM HDMI2

W6

Y Pr Pb

Y Pr Pb

COMP1_Audio_R/L

COMP2_Audio_R/L

AudioAV1_R/L

CVBS1

CVBS2

AudioAV2_R/L

Y1/C1

Y2/C2

VGA_AUDIO_L/R

TUNER

FQD1236/F H-5

TV

TUNER SIF
NTSC CVBS

ATSC Y
Pr Pb

A2/B2/C2

U60 TS5V330
SW

ANLOG DDC

VS / HS

R G B

UC_SCL/UC_SDA

VGA_SCL / VGA_SDA

DTV

U40 24LC128
EEPROM(8051)

U38
SST89C58

U42 Sil 9011
HDMI RS

U35 Sil 9011
HDMI RS

U21 24LC02
EEPROM VGA

U45 74HCT14
Inverting Schmitt Trgger

U22 M61323FP
VEDIO SW

U23 M61323FP
VEDIO SW

U24 M61323FP
VEDIO SW

U9
MT5112

FL8532_CTZ

51_RXD/51_TXD

IPCLK0/AHS/AVS/AHREF_DE

IPCLK1/BHS/BVS/BDE

MSTR2_SCL/MSTR2_SDA

MSTR1_SCL/MSTR1_SDA

VGA_SCL / VGA_SDA

ADATA[0:23]
BDATA[0:23]

AIR_RAW_HS_CS/AIR_RAW_VS

SV3_CTZ/A1_CTZ

B1_CTZ/C1_CTZ
A4/B4/C4_CTZ
A3/B3/C3_CTZ
A2/B2/C2_CTZ

JTAG_BS_TCK/TDO/TMS/TDI/TRST

NTSC CVBS(SV1_HUT)

MSTR1_SCL/MSTR1_SDA

JTAG_BS_TCK/TDO/TMS/TDI/TRST

ATXD_HUD
ARXD_HUD

AIR_RAW_HS_CS/AIR_RAW_VS

A4/B4/C4_HUD
A3/B3/C3_HUD
A2/B2/C2_HUD

SV3_HUD/A1_HUD
B1_HUD/C1_HUD

IPCLK1/BHS/BVS/BDE

BDATA[0:23]

NTSC CVBS(SV1_CTZ)

MSTR2_SCL/MSTR2_SDA

CH4_R/L
CH3_R/L

CH2_R/L
CH1_R/L
TUNER SIF

HY5DU56822CT-D4
U17 DDR RAM CTZ

ARXD
ATXD

SV4_CTZ
SV2_CTZ

SV4_HUD
SV2_HUD

Frame Store
DDR Interface

UART

GPIO

2 Wire
Controller

2 Wire
Controller

Digital A
Input
Digital B
Input

Analog
input

JTAG Boundary
Scan

2 Wire
Controller

JTAG Boundary
Scan

UART

Analog
input

GPIO

LVDS
Display
Interface

FL8125_HUD

U32 P4450G
AUDIO
PROCESS

VEDIO

HY5DU56822CT-D4
U16 DDR RAM HUD

Frame Store
DDR Interface

2 Wire
Controller

LVDS
Display
Interface

OCM External
SRAM

I2CCM

Serial ROM
Interface

AUDIO

SUBWoofer

Lineout_R/L

HLIN/HRIN

RCA Lineout_R/L

SCL-33V / SDA-33V
MSTR0_SCL/MSTR0_SDA

TV/DTV

W1

XU1 A29LV320D
MEMERY_CTZ

NC7SB3157
U18 BUS SW

U11 24LC32
EEPROM HUD

U12 SST25VF040
FLASH 512K HUD

U33 PT2308
AUDIO DRIVER

U33 PT2308
AUDIO DRIVER

U34 PT2308
AUDIO DRIVER

LED BLACKLIGHT
J12

CN5
KEY PAD + IR

U25 F75373S

CN12

CN13

J11
Audio connect

Display

MP7772
AUDIO_AMP

MP7782
AUDIO_AMP

J3
Audio out

J4
Audio out

CONFIDENTIAL – DO NOT COPY

Page 6-2

File No. SG-0199

Chapter 7 Main/ATSC Board Internal I/O Connections

MAIN Board

CN1 “DC POWER INPUT’

PIN Description

1 PDP_+5Vsc

2 PDP_+5Vsc

3 PDP_+5Vsc

4 GND

5 GND

6 GND

7 PDP_+12V

8 PDP_+12V

9 GND

10 GND

11 PDP_+12V_FAN

12 PDP_FGND

CN2 “DC POWER INPUT’

PIN Description

1 PDP_Audio

2 PDP_Audio

3 GND

4 GND

CN3 “DC POWER INPUT/OUTPUT’

PIN Description

1 GND

2 VS_ON

3 RLY_ON

4 PDP_+5Vsb

CONFIDENTIAL – DO NOT COPY

5 BRIGHT

Page 7-1

File No. SG-0199

CN5 CONNECTION “KEYPAD”

PIN Description

10 GND

P1 GND

P2 GND

1 LED2_KEYPAD

2 KEY_VCC

3 IR

4 ADC_IN2

5 NC

6 GND

7 +3.3V_LBADC

8 ADC_IN1

9 LED1_KEYPAD_BUF

CN6 CONNECTION “HDMI/ATSC_UP”

PIN Description

1 +5V

2 51_TXD

3 51_RXD

4 GND

CN7 CONNECTTION “ODC2BI”

PIN Description

1 VGA_SCL_CTZ

2 VGA_SDA_CTZ

3 GND

CONFIDENTIAL – DO NOT COPY

Page 7-2

File No. SG-0199

CN12 FAN CONNECTION

CN13 FAN CONNECTION

PIN Description

1 NC

2 FANIN1

3 +12V_FAN

4 FGND

PIN Description

1 FANIN1

2 +12V_FAN

3 FGND

J11 CONNECTION “AUDIO BOARD”

PIN Description

1 AUDIO_EXT_R

2 GND

3 AUDIO_EXT_L

4 MUTE_AMP

5 AUDIO_SUB

6 GND

7 GND

CONFIDENTIAL – DO NOT COPY

Page 7-3

File No. SG-0199

W1 CONNECTION “LVDS”

PIN Description PIN Description

1 GND 2 TXA3+

3 TXA3- 4 TXAC+

5 TXAC- 6 GND

7 TXA2+ 8 TXA2-

9 TXA1+ 10 TXA1-

11 TXA0+ 12 TXA0-

13 GND 14 GND

15 +5V_SW 16 +5V_SW

17 +5V_SW 18 GND

19 GND 20 NC

21 NC 22 NC

23 NC 24 TXB3+

25 TXB3- 26 GND

27 VS_ON 28 SCL_33V

29 SDA_33V 30 NC

31 GND ʳʳ

CONFIDENTIAL – DO NOT COPY

Page 7-4

File No. SG-0199

W1 CONNECTION “ATSC BOARD”

PIN Description PIN Description

1 GND 2 SCL_5V

3 ATSC_CLK 4 SDA_5V

5 GND 6 ATSC_RST

7 ATSC_WS 8 ATSC_RDY

9 GND 10 GND

11 ATSC_DA 12 SV1_CTZ / SV1_HUD

13 GND 14 GND

15 ATSC_Y 16 N / C

17 GND 18 GND

19 ATSC_Pb 20 SIF_Tuner1

21 GND 22 GND

23 ATSC_Pr 24 SIF_Tuner2

25 N / C 26 N / C

27 +12V_SW 28 ATSC_Audio_L

29 +12V_SW 30 ATSC_Audio_R

31 +5V_SW 32 ATSC_TX

33 +5V_SW 34 ATSC_RX

35 +5V_SW 36 CHKTNR0

37 +5V_SW 38 +8V

39 +5V_SW 40 +8V

J3 SELECT KEY POWER

PIN Description Default

1-2 +3.3V_I/O ON

2-3 +5V OFF

ϘON” ADD JUMPER , “OFF” NO JUMPER

CONFIDENTIAL – DO NOT COPY

Page 7-5

File No. SG-0199

ATSC Board

W1 CONNECTION “MAIN BOARD”

PIN Description PIN Description

1 GND 2 Tuner-SCL2

3 A01MICLK/A01BLK 4 Tuner-SDA2

5 GND 6 ORESET

7 A01LRCK 8 READY

9 GND 10 GND

11 A01SDATA0 12 NTSC-CVB1

13 GND 14 GND

15 MAIN-YOUT 16 N / C

17 GND 18 GND

19 MAIN-PbOUT 20 NTSC-SIF

21 GND 22 GND

23 MAIN_PrOUT 24 N / C

25 HDMI-SPDIF 26 SPDIF-Ctrl

27 +12V_SW 28 Audio_LCHOUT

29 +12V_SW 30 Audio_RCHOUT

31 N / C 32 U2TX

33 N / C 34 U2RX

35 N / C 36 Tuner SW

37 N / C 38 N / C

39 N / C 40 N / C

J10 CONNECTION “ATSC POWER”

PIN Description

1-3 GND

4-5 +12V

CONFIDENTIAL – DO NOT COPY

Page 7-6

File No. SG-0199

AUDIO Board

J1 CONNECTION “MAIN BOARD”

PIN Description

1 AUDIO_EXT_R

2 GND

3 AUDIO_EXT_L

4 MUTE_AMP

5 AUDIO_SUB

6 GND

7 GND

J4 CONNECTION “POWER BOARD”

PIN Description

1 24V

J3 CONNECTION “SPEAKER L”

PIN Description

2 24V

3 GND

4 GND

1 LOUT

2 GND

CONFIDENTIAL – DO NOT COPY

Page 7-7

File No. SG-0199

J1 CONNECTION “SPEAKER R”

PIN Description

1 ROUT

2 GND

3 SWOUT

4 SWOUT

5 SWOUT

6 SWOUT

CONFIDENTIAL – DO NOT COPY

Page 7-8

File No. SG-0199

Chapter 8 Theory of Circuit Operation

The operation of User Interface

The following diagram provides a brief overview of the user-interactive components of
the firmware.

Figure 8-1 User Interface Block Diagram

The operation of keypad

There are 7 keys to control and select the function of SHD-3010 and also have two LED to
indicate the status of operation. They are “Power , Menu , Ch+/Ÿ , Ch-/ź , Vol+/Ź , Vol-/Ż,
Input” keys and LED.

1.The power key controls video processor FLI8532, FLI8532 will receive a low signal to turn
on or off system while press the power key.

2.The other seven keys are on high state because the pull up resistor but will transit to low
state dependent on which key pressed, and the state will be reader by FLI8532 through
internal ADC to act corresponding function.

3.The LED is constructed with two color LED which color is White and Orange. The FLI8532
direct control the LED’s when FLI8532 (VPCON) is low the LED is Orange (Close power)
when FLI8532 (VPCON) is high the LED is White (Open power).

CONFIDENTIAL – DO NOT COPY

File No. SG-0199

Page 8-1

The operation of Video Processor FLI8532

The Genesis Microchip FLI8532 includes an integrated 3-D Digital Video Decoder with
Faroudja DCDi CinemaTM video format conversion, video enhancement, and noise
reduction.

The auto-detection and Faroudja DCDi CinemaTM technology allow the FLI8532 to detect,
process, and enhance any video or PC graphic format. The FLI8532 supports many
worldwide VBI standards for applications of Teletext, Closed Captioning, V-Chip, and other
VBI technologies.

Figure 8-2 FLI8532 Block Diagram

Clock Generation:

The FLI8532 features six clock inputs. All additional clocks are internal clocks derived from
one or more of these:

1.Crystal Input Clock (TCLK and XTAL). This is the input pair to an internal crystal oscillator

and corresponding logic. A 19.6608 MHz TV crystal is recommended for best noise

immunity with the 3D decoder. Alternatively, a single-ended TTL/CMOS clock oscillator can

be driven into the TCLK pin (leave XTAL as N/C in this case). If an external crystal is being

used, connect a 10K pull-up to OCMADDR_19. See Figure 9.

2.Digital Input Video/Graphics Clocks (IPCLK0, IPCLK1, IPCLK2 and IPCLK3)

3.Audio Delay Clock (AVS_CLK)

The FLI8532 TCLK oscillator circuitry is a custom designed circuit to support the use of an
external oscillator or a crystal resonator to generate a reference frequency source for the
FLI8532device.

CONFIDENTIAL – DO NOT COPY

File No. SG-0199

Page 8-2

Analog Input Port (AFE):

The FLI8532 chip has a sophisticated Analog Front End with 16 reconfigurable inputs through
and analog multiplexer to anti-alias filters before the Analog to Digital Converters (ADCs).
These integrated features eliminate the need for any devices between the input connector
and the pin of the FLI8532.

Figure 8-3 Analog Front End

The figure above depicts the data-path for the AFE and Decoder blocks with connections to
the input multiplexer that selects whether the data follows the Main Video Channel or PIP
video channel.

The analog front end of FLI8532 provides the capability to capture 16 analog video inputs
which can be a combination of Composite (CVBS), S-Video (SY, SC), YPrPb (Y, Pr, Pb) or
RGB (R,G, B).

Digital Input Port (DFE):

The Digital Input Port is a 48bit data input with flexible configuration to support a wide range
of digital sources. It consists of two 24bit ports (PORTA and PORTB), two sets of control
signals (VS, HS, ODD, etc.), and 4 input clocks. Up to 4 different inputs are supported as long
as at least 2 of these inputs are 8bit CCIR656.

CONFIDENTIAL – DO NOT COPY

File No. SG-0199

Page 8-3

PORTA also includes optional signals (DIP_EXT_CLAMP, DIP_EXT_COAST,
DIP_CLEAN_HS_OUT) for interfacing to external ADC/PLL devices. These signals are not
present on PORTB. Bits 7 to 0 of PORTA can be configured as a bidirectional interface for
media card applications. Inputs to the digital input port are TTL compatible with a maximum
clock speed of 135MHz. Sync and clock polarity is programmable.

Due to pin sharing, PORTB is not available when using 48bit double wide TTL output to the
panel.

The following digital video formats are supported by FLI8532 digital video graphic port:

• ITU-BT-656

• 8-bit 4:2:2 YCbCr or YPbPr

• 16-bit 4:2:2 YCbCr or YPbPr

• 24-bit 4:4:4 YCbCr or YPbPr

• 24-bit RGB

Digital Input Port Configuration:

The Digital Input Port offers flexible mapping of the input buses for PORTA and PORTB and

allows individual Bus Flipping (MSB to LSB) for each group of 8bit inputs. The purpose of this

flexible mapping is to ease the circuit board design when interfacing to other devices. This

table below shows how the input DATA buses can be arbitrarily assigned through host

registers.

Figure 8-4 Digital Input DATA bus assignment

CONFIDENTIAL – DO NOT COPY

Page 8-4

File No. SG-0199

LVDS Transmitter:

Two LVDS channels (A and B) are available on the output of the FLI8532 to transmit data and
timing information to the display device.

The following diagram shows the available LVDS mapping for 30-bit LVDS output which is
applying to PDP panel spec:

30-bit LVDS Output Stream

To Configure for 30-bit LVDS with this data mapping:

LVDS_POWER (0x8726) = 0x3F

LVDS_DIGITAL_CTRL (0x8728) = 0bUU00UU00, where U is user options.

DISPLAY_CONTROL(0x862C)[11] = 1

For 30-bit LVDS, the following bus remappings are supported:

Swap LVDS serial stream (6:0)Ε(0:6) with register 0x8728[7]

Swap LVDS positive and negative differential outputs with register 0x8728[3]

Swap LVDS bus data CH0_EVEN C3_ODD and CH1_EVEN  C3_EVEN with register
0x8728[2]

Note:

OSD OVL data bit is enabled with register 0x8500[9] with polarity controlled by 0x8500[10].

If 0x8500[9] = 0, then OSD OVL LVDS bit is clamped to 0.

CONFIDENTIAL – DO NOT COPY

File No. SG-0199

Page 8-5

On Chip Microcontroller:

The FLI8532 on-chip micro-controller (OCM) serves as the system micro-controller.

It programs the FLI8532 and manages other devices in the system such as the keypad and
non-volatile RAM (NVRAM) using general-purpose input/output (GPIO) pins.

The OCM can address a 22-bit address space to utilize 4 MB external ROM

Figure 8-5 FLI8532 OCM block diagram

The OCM executes a firmware program running from external ROM, as well as driver-level
(or Application Programming Interface – API) functions residing in internal ROM.

This is illustrated above. A parallel port with separate address and data busses is available
for this purpose. This port connects directly to standard, commercially available ROM or
programmable Flash ROM devices in either 8 or 16-bit configurations. External Flash-ROM
memory requirements range from 512Kbytes to 4Mbytes depending on the application.

Both firmware and OSD content must be compiled into a HEX file and then loaded onto the
external ROM. The OSD content is generated using Genesis Workbench. Genesis
Workbench is a GUI based tool for defining OSD menus, navigation, and functionality.

FLI8532 I2C Master Serial Protocol :

The two-wire protocol consists of a serial clock MSTR_SCL and bi-directional serial data line
MSTR_SDA. The FLI8532 acts as bus master and drives MSTR_SCL and either the master
or slave can drive the MSTR_SDA line (open drain) depending on whether a read or write
operation is being performed.

There are three isolated Master Serial busses, all driven by a common Master Serial
Controller. These busses can be independently taken “off-line” or pulled up to different
voltages without affecting the other busses.

CONFIDENTIAL – DO NOT COPY

Page 8-6

File No. SG-0199

The two-wire protocol requires each slave device to be addressable by a 7-bit identification
number.

A two-wire data transfer consists of a stream of serially transmitted bytes formatted as shown
in the figure below. A transfer is initiated (START) by a high-to-low transition on MSTR_SDA
while MSTR_SCL is held high. A transfer is terminated by a STOP (a low-to-high transition on
MSTR_SDA while MSTR_SCL is held high) or by a START (to begin another transfer).

Figure 8-6 Two-Wire Protocol Data Transfer

Each transaction on the MSTR_SDA is in integer multiples of 8 bits (i.e. bytes).

The number of bytes that can be transmitted per transfer is unrestricted. Each byte is
transmitted with the most significant bit (MSB) first. After the eight data bits, the master
releases the MSTR_SDA line and the receiver asserts the MSTR_SDA line low to
acknowledge receipt of the data.

The master device generates the MSTR_SCL pulse during the acknowledge cycle. The
addressed receiver is obliged to acknowledge each byte that has been received.

The operation of Video Processor FLI8125

FLI8125 is another video processor designed by Genesis. In this product, we use FLI8125 to
process most of PIP source input and then output digital video signal to FLI8532.

Figure 8-7 FLI8125 System Block Diagram

CONFIDENTIAL – DO NOT COPY

Page 8-7

File No. SG-0199

Clock Generation

The FLI8125 accepts the following input sources:

1.Crystal Input Clock (TCLK and XTAL). This is the input pair to an internal crystal oscillator
and corresponding logic. Alternatively, a single ended TTL/CMOS clock input can be driven
into the XTAL pin (leave TCLK as n/c in this case).

2.External Clocks on various GPIOs for test purposes

3.Host Interface Transfer Clock (SCL), I2C slave SCL for DDC2Bi and another SCL for Serial
Inter-Processor Communication (SIPC)

4.Video Port VCLK

5.Second Video port clock. This is shared with ROM Address line 11. This is available only
when parallel ROM interface is not used.

Clock Synthesis

Additional synthesized clocks using PLLs:

1.Main Timing Clock (T_CLK) is the output of the chip internal crystal oscillator. T_CLK is
derived from the TCLK/XTAL pad input.

2.Reference Clock (R_CLK) synthesized by RCLK PLL using T_CLK or EXTCLK as the
reference.

3.Input Source Clock (SCLK) synthesized by SDDS PLL using input HS as the reference. In
case of analog composite video input this runs in open loop. The SDDS also uses the
R_CLK to drive internal digital logic.

4.Display Clock (DCLK) synthesized by DDDS PLL using IP_CLK as the reference. The
DDDS also uses the R_CLK to drive internal digital logic.

5.Fixed Frequency Clock (FCLK) synthesized by FDDS. Used as OCM_CLK domain driver.

6.Extended Clock (ECLK) synthesized by EDDS. Used by the decoder.

7.A fixed frequency clock created by LDDS (LCLK). Used by the expander in case of
panoramic scaling.

CONFIDENTIAL – DO NOT COPY

Page 8-8

File No. SG-0199

Figure 8-8 FLI8125 Internally Synthesized Clocks

Analog Front End

The Analog Front End is responsible for selecting and capturing the desired analog input
video stream. Overall application cost is reduced by providing analog switching capabilities
for 16 separate analog signals. These signals are re-configurable as different combinations of
composite, S-Video, YPrPb and RGB video streams depending upon the end application.

The Analog Front End directs inputs through an analog multiplexer to anti-alias filters before
the Analog to Digital Converters (ADCs). These integrated features eliminate the need for
any devices between the input connector and the AFE pin connection.

The following figure depicts the data-path for the AFE and Decoder blocks with connections
to the input multiplexer .

CONFIDENTIAL – DO NOT COPY

Page 8-9

File No. SG-0199

Figure 8-9 Analog Input Port

The Analog Front End provides the capability to capture 16 analog video inputs which can be
a combination of Composite (CVBS), S-Video (SY, SC), YPrPb (Y, Pr, Pb) or RGB (R, G, B).
The Analog Source Selectors are responsible for switching the desired analog inputs to the
ADCs for digitization. There are two types of switching required: Channel Selection, Fast
Blank Switching.

Digital Front End (Digital Processing after AFE)

The DFE consists of 3 channels that can support the following Fixed-position formats:
Channels 1, 2 and 3 can be either R,G,B, or Y,U,V or 2 channels of Y and C or one channel
of CVBS. The DFE performs Digital Clamp Loop Control for each channel, AGC Control,
Color Conversion, Chroma Downscaling and 4fSC re-sampling. The Input to the DFE is 10 bit
40MHz Data. The Output is 4fsc Sampled CVBS, Y, C or YUV or just 10 bit CVBS.

CONFIDENTIAL – DO NOT COPY

Page 8-10

File No. SG-0199

Figure 8-10 Digital Datapath

Digital Input Port

The Digital Input Port is 24-bit input bus that can be connected to external DVI receivers,
video decoders, etc. and is able to accept either 8-bit CCIR656 data, 16-bit 4:2:2 YUV data or
24-bit RGB data.

For RGB input data, a selectable color space converter is used to transform RGB video input
data from a DVI Rx to internal 16-bit 4:2:2 YUV. This allows the input data to be processed by
the Horizontal Enhancment Module (HEM), ACC, and ACM in the image processing block.
Other RGB input data streams, such as computer inputs, remain in the RGB space and are
processed as such.

The 24-bit Digital Input Port provides control signals to simplify signal detection. CCIR656
data streams embedd all timing markers, for the 24-bit and 16-bit inputs the following signals
are provided:

ҏҏCLK1 – Input pixel clock for 24-bit, 16-bit or CCIR656 inputs

ҏҏHS/CSYNC – Horizontal sync or composite sync signal

ҏҏVS/SOG – Vertical sync input or SOG input

ҏҏDV/CLAMP – Data valid input indicator

NOTE: Unused pins of the Digital Input Port can be reprogrammed as GPIOs to increase the
total number of GPIOs available.

Inputs to the digital input port are TTL compatible with a maximum clock speed of 135MHz.
Sync and clock polarity is programmable.

CONFIDENTIAL – DO NOT COPY

Page 8-11

File No. SG-0199

Input Capture

The Input Capture block is responsible for extracting valid data from the input data stream and

creating the required synchronization signals required by the data pipeline. This block also

provides stable timing when no stable input timing exists.

The selected input data stream is cropped using a programmable input capture window. Only

data within the programmable window is allowed through the data pipeline for subsequent

processing. Data that lies outside of the window is ignored.

Figure 8-11 Input Capture Window

Input cropping is required in a video system since video signals are normally over scanned.

For a flat panel TV, in order to over scan the image, a smaller portion of the input image needs

to be selected and then expanded to fill the entire screen.

Input data streams originating from CCIR656 sources are cropped with reference to the start

and end of active video flags encoded into the data stream. For all other inputs, the Input

Capture Window is referenced with respect to Horizontal and Vertical Sync.

CONFIDENTIAL – DO NOT COPY

File No. SG-0199

Page 8-12

Image Processing

The following figure shows the various image processing blocks that operate on the captured

video data stream. Each block is individually selectable and can be removed from the

processing chain via a selectable bypass path. When a processing block is bypassed, it

automatically enters a low power mode to help reduce overall power consumption.

Figure 8-12 Imange Processing Block Diagram

Faroudja DCDi Edge Processing

Faroudja DCDi Edge processing is used to reduced/eliminate objectionable stair stepping that

occurs on interlaced diagonal lines. DCDi Edge processing is optimized for a memory

architecture that is unified with the memory used for scaling. This block can process 24-bit

RGB, 16-bit 4:2:2 YUV or 16-bit 4:2:2 YPrPb data streams.

Scaling Engine

The Scaling Engine accepts both 16-bit 4:2:2 YUV and 24-bit RGB inputs. It is capable of

scaling the input by a factor of 0.05 to 5.0. A flexible tap structure is used so that the number

of taps can be increased based on the number of pixels per line and whether the input is 4:2:2

YUV or 4:4:4 RGB. To reduce the amount of memory required for the vertical scaling process,

horizontal shrink is performed prior to vertical scaling and horizontal expansion happens after

vertical scaling. The maximum number of pixels per line supported by the vertical scalar is

1366.

CONFIDENTIAL – DO NOT COPY

Page 8-13

File No. SG-0199

Display Output Interface

The Display Output Port provides data and control signals that permit the connection to a

variety of flat panel devices using a 24-bit TTL or LVDS interface. The output interface is

configurable for single or dual wide LVDS in 18 or 24-bit RGB pixels format. All display data

and timing signals are synchronous with the DCLK display clock. The integrated LVDS

transmitter is programmable to allow the data and control signals to be mapped into any

sequence depending on the specified receiver format. DC balanced operation is supported as

described in the Open LDI standard. Output timing is fully programmable via the host interface

register set enabling this device to be used as a display controller of a PIP processor for other

Genesis Microchip devices.

The following display synchronization modes are supported:  Frame Sync Mode: The

display frame rate is synchronized to the input frame or field rate. This mode is used for

standard operation.  Free Run Mode: No synchronization. This mode is used when there is

no valid input timing (i.e. to display OSD messages or a splash screen) or for testing purposes.

In free-run mode, the display timing is determined only by the values programmed into the

display window and timing registers.

Display Timing Programming

Horizontal values are programmed in single-pixel increments relative to the leading edge of

the horizontal sync signal. Vertical values are programmed in line increments relative to the

leading edge of the vertical sync signal.

CONFIDENTIAL – DO NOT COPY

Page 8-14

File No. SG-0199

Figure 8-13 Display Windows and Timing

Data captured by the Input Capture Window and processed by the various image

manipulation blocks is output in the Display Active Window. This window is always in the

foreground and lies on top of all other output windows, except OSD overlay windows.

Typically the Display Active Window is set to the same size as the output of the Scaling

Engine. If the Display Active Window is set too small, then the bottom and right hand edges of

the image data are cropped. If the Display Active Window is set too large, then the extra

space to the left and bottom of the Display Active Window is forced to the Background

Window color.

Output Dithering The CLUT outputs a 10-bit value for each color channel. This value is

dithered down to either 8-bits for 24-bit per pixel panels, or 6-bits for 18-bit per pixel panels. In

this way it is possible to display 16.7 million colors on a LCD panel with 6-bit column drivers.

CONFIDENTIAL – DO NOT COPY

Page 8-15

File No. SG-0199

The benefit of dithering is that the eye tends to average neighboring pixels and a smooth

image free of contours is perceived. Dithering works by spreading the quantization error over

neighboring pixels both spatially and temporally. Two dithering algorithms are available:

random or ordered dithering. Ordered dithering is recommended when driving a 6-bit panel.

All gray scales are available on the panel output whether using 8-bit panel (dithering from 10

to 8 bits per pixel) or using 6-bit panel (dithering from 10 down to 6 bits per pixel).

Dual Channel LVDS Transmitter

An integrated LVDS transmitter with programmable input to output configuration is provided to

enable drive of all known panels. The LVDS transmitter can support the following:

 Single pixel mode 24-bit panel mapping to the LVDS channels

 18-bit panel mapping to the LVDS channels

 Programmable channel swapping (the clocks are fixed)

 Programmable channel polarity swapping

 Supports up to SXGA 75Hz output

On-Chip Microcontroller (OCM)

The on-chip microcontroller (OCM) is a 16-bit x86 100MHz processor capable of acting as

either the overall system controller or a slave controller, receiving commands from an external

controller.

The OCM executes firmware running from external ROM, as well as driver-level (or

Application Programming Interface – API) functions residing in internal ROM. A parallel port

with separate address and data busses is available for this purpose.

This port connects directly to standard, commercially available ROM or programmable FLASH

ROM devices. A serial FLASH ROM may be used with the serial peripheral interface (SPI)

and cache controller inside the Genesis device. Both firmware and OSD content must be

compiled into a HEX file and then loaded onto the external ROM.

The OSD content is generated using Genesis Workbench. Genesis Workbench is a GUI

based tool for defining OSD menus, navigation, and functionality.

CONFIDENTIAL – DO NOT COPY

File No. SG-0199

Page 8-16

Figure 8-14 FLI8125 OCM Programming

The operation of HDMI Sil9011

The SiI 9011 provides one HDMI input port. The SiI 9011 video output goes to a video

processor while the audio output goes to an audio DAC.

CONFIDENTIAL – DO NOT COPY

Page 8-17

File No. SG-0199

Figure 8-15 HDMI 9011 Block Diagram

TMDS Digital Core

The core performs 10-to-8-bit TMDS decoding on the audio and video data received from the

three TMDS differential data lines along with a TMDS differential clock. The TMDS core

supports link clock rates to 165MHz, including CE modes to 720p/1080i/1080p and PC modes

to XGA, SXGA and UXGA.

Active Port Detection

The PanelLink core detects an active TMDS clock and detects an actively toggling DE signal.

These states are accessible in register bits, useful for monitoring the status of the HDMI input

or for automatically powering down the receiver.

The +5V supply from the HDMI connector is used as a cable detect indicator. The SiI 9011

can monitor the presence of this +5V supply and, if and when necessary, provide a fast audio

mute without pops when it senses the HDMI cable pulled. The microcontroller can also poll

registers in the SiI9011 to check whether an HDMI cable is connected.

CONFIDENTIAL – DO NOT COPY

Page 8-18

File No. SG-0199

Data Input and Conversion
Mode Control Logic

The mode control logic determines if the decrypted data is video, audio or auxiliary

information, and directs it to the appropriate logic block.

Video Data Conversion and Video Output

The SiI 9011 can output video in many different formats (see examples in Table 2). The

receiver can also process the video data before it is output, as shown in Figure 5. Each of the

processing blocks may be bypassed by setting the appropriate register bits. (See page 38 for

a more detailed path diagram.)

Figure 8-16 HDMI Video Processing Path

Color Range Scaling

The color range depends on the video format, according to the CEA-861B specification. In

some applications the 8-bit input range uses the entire span of 0x00 (0) to 0xFF (255) values.

In other applications the range is scaled narrower. The receiver cannot detect the incoming

video data range, and there is no required range specification in the HDMI AVI packet.

Therefore the receiver’s firmware will have to program the scaling depending on the detected

video format. Refer to the SiI 9011 Programmer’s Reference (SiI-PR-0006) for more details.

When the receiver outputs embedded syncs (SAV/EAV codes), it also limits the YCbCr output

values to 1 to 254.

Figure 8-17 Digital Video Output Formats

CONFIDENTIAL – DO NOT COPY

File No. SG-0199

Page 8-19

The operation of TV route

TV signal is processes to the tuner and output toMTK8205 the MTK8205 generates the

vertical and horizontal timing signals for display device. Audio is processes to the tuner output

to SIF circuit and output to 4450.

The operation of DTV route

DTV signal is processes to the tuner and output to MT5112 who handle ATSC input to match MPEG-2

package, then transfer to MT5351. After passing through decoder, the signal will be with the YPbPr.

The signal by way of Switch to chip FL8532-LF

CONFIDENTIAL – DO NOT COPY

Page 8-20

File No. SG-0199

Chapter 9 Waveforms

1. Ripple Voltage

(1) PDP_+5Vsc (CN1.1)

(2) PDP_+12V (CN1.7)

CONFIDENTIAL – DO NOT COPY

Page 9-1

File No. SG-0199

(3) PDP_+5Vsb (CN3.4)

(4) FLI8125 (U10)

+3.3V_I/O_HUD

CONFIDENTIAL – DO NOT COPY

Page 9-2

File No. SG-0199

+3.3V_ADC_HUD

+1.8V_ADC_HUD

CONFIDENTIAL – DO NOT COPY

Page 9-3

File No. SG-0199

(5) FLI8532 (U13)

+3.3V_I/O

+1.8V_ADC

CONFIDENTIAL – DO NOT COPY

Page 9-4

File No. SG-0199

+2.5V_DDR

+1.8V_CORE

CONFIDENTIAL – DO NOT COPY

Page 9-5

File No. SG-0199

(6) NT5DS16M16CS-5T (U16, U17)

(7) Am29LV320DT90-ED (XU1)

CONFIDENTIAL – DO NOT COPY

Page 9-6

File No. SG-0199

(8) LM2660 (-5V_N of the U29)

CONFIDENTIAL – DO NOT COPY

Page 9-7

File No. SG-0199

2. Clock Timing

(1) NT5DS16M16CS-5T DDR clock (pin 45 of the U16 or U17)

(2) FLI8125

Crystal clock (pin 15 of the U10)

CONFIDENTIAL – DO NOT COPY

Page 9-8

File No. SG-0199

Hudson output clock

(3) FLI8532

Crystal clock (pin B26 of the U13 or pin 1 of the C155) Cortze output clock

CONFIDENTIAL – DO NOT COPY

Page 9-9

File No. SG-0199

(4) MSP4450G crystal clock (pin 55 of the U32)

CONFIDENTIAL – DO NOT COPY

Page 9-10

File No. SG-0199

(5) SiI9011CLU crystal clock (pin 84 of the U35 and U42)

(6) IC SM5964C40J crystal clock (pin 20 of the U38)

CONFIDENTIAL – DO NOT COPY

Page 9-11

File No. SG-0199

3. Horizontal and Vertical sync. Timing

(1) VGA input (1024x768x60Hz)

H-sync

CONFIDENTIAL – DO NOT COPY

Page 9-12

File No. SG-0199

V-sync

CONFIDENTIAL – DO NOT COPY

Page 9-13

File No. SG-0199

(2) SiI9011CLU (U35 and U42)

CLK

BHS-sync

CONFIDENTIAL – DO NOT COPY

Page 9-14

File No. SG-0199

BVS-sync

CONFIDENTIAL – DO NOT COPY

Page 9-15

File No. SG-0199

CONFIDENTIAL – DO NOT COPY

Page 9-16

File No. SG-0199

ATSC Boar d

1. Voltage Measurement

(1) 12V (+12V, C4)

(2) 5V (+5V, C239)

CONFIDENTIAL – DO NOT COPY

Page 9-17

File No. SG-0199

(3) 3.3V (DV33, C11)

(4) 2.5V (DV25, C185)

CONFIDENTIAL – DO NOT COPY

Page 9-18

File No. SG-0199

(5) 1.8V (DV18, C64)

(6) 1.25V (+1V25_DDR, C148)

CONFIDENTIAL – DO NOT COPY

Page 9-19

File No. SG-0199

(7) 1.2V (DV12, C26)

CONFIDENTIAL – DO NOT COPY

Page 9-20

File No. SG-0199

2. Clock Timing

(1) MT5351 Clock Timing (U10 B2-OXTALI)

(2) MT5112 Clock Timing (U9 97-XTAL1 / 96-XTAL2) Ch1 – XTAL1 / Ch2 – XTAL2

CONFIDENTIAL – DO NOT COPY

Page 9-21

File No. SG-0199

(3) Memory Clock Timing (U13-45, MEM_CLKA)

(4) Memory Clock Timing (U12-45, MEM_CLKA)

CONFIDENTIAL – DO NOT COPY

Page 9-22

File No. SG-0199

Chapter 10 Trouble Shooting

A. SYSTEM OVERVIEW

Iverter board

Display board

AUDIO board

Main board

Iverter board

Power supply board

IR board

ATSC Board

CONFIDENTIAL – DO NOT COPY

Page10-1

File No. SG-0199

B. PCB PARTS NAME/NUMBER AND FUNCTION DESCRIPTION

PART NAME PART NUMBER FUNCTION DESCRIPTION

POWER SUPPLY BOARD PROVIDE ALL THE POWER FOR TV SET

MAIN BOARD 364600120150 CONNECTING TO TRANSFER DISPLY SIGNAL

TO PDP SET, AMPLIFIER THE AUDIO SIGNAL TO

THE SPEAKER

IR BOARD 364600120189 RECEIVE THE REMOTE CONTROLER AND DISPLAY

SYSTEM STATUS LED

DISPLAY BOARD 364600120156 KEYPAD FUNCTION FOR MANUAL OPERATE TV

ATSC BOARD 364600120190 DTV/TV MODLE

AUDIO BOARD 364600120137

C. BOARD PICTURE

MAIN BOARD

CONFIDENTIAL – DO NOT COPY

Page10-2

File No. SG-0199

DISPLAY BOARD

IR BOARD

CONFIDENTIAL – DO NOT COPY

Page10-3

File No. SG-0199

ATSC BOARD

AUDIO BOARD

CONFIDENTIAL – DO NOT COPY

Page10-4

File No. SG-0199

PDP DISPLAY NOTHING

1. Main board & ATSC board block diagram

ARXD

ATXD

ATXD_HUD

ARXD_HUD

U20 4052
I/O SW

ADATA[0:23]

IPCLK0/AHS/AVS/AHREF_DE

HDMI1 AUDIO

BDATA[0:23]

IPCLK1/BHS/BVS/BDE

HDMI2 AUDIO

A4/B4/C4

A3/B3/C3_CTZ

A3/B3/C3_HUD

U43 CS3443
HDMI1 LR DAC

U36 CS3443
HDMI2 LR DAC

U46 IDTQS3253
HDMI2 AUDIO SW

U42 IDTQS3253
HDMI1 AUDIO SW

51_RXD/51_TXD

U10
MT5351

HDMI1_AUDIO_L/R
HDMI2_AUDIO_L/R

AudioAV1_R/L
AudioAV1_R/L

COMP1_Audio_R/L
COMP2_Audio_R/L
VGA_AUDIO_L/R
ATSC Audio L/R

W14

W5

AUDIO L/R
OUT

W12

Headphone

W8

CN17

W13

CN16

W7

W11

W10

W13

U37 24LC02
EEPROM HDMI1

U40 24LC02
EEPROM HDMI2

W6

Y Pr Pb

Y Pr Pb

COMP1_Audio_R/L

COMP2_Audio_R/L

AudioAV1_R/L

CVBS1

CVBS2

AudioAV2_R/L

Y1/C1

Y2/C2

VGA_AUDIO_L/R

TUNER

FQD1236/F H-5

TV

TUNER SIF
NTSC CVBS

ATSC Y
Pr Pb

A2/B2/C2

U60 TS5V330
SW

UC_SCL/UC_SDA

ANLOG DDC

VS / HS

R G B

U40 24LC128
EEPROM(8051)

U42 Sil 9011
HDMI RS

U35 Sil 9011
HDMI RS

VGA_SCL / VGA_SDA

U21 24LC02
EEPROM VGA

U45 74HCT14
Inverting Schmitt Trgger

U22 M61323FP
VEDIO SW

U23 M61323FP
VEDIO SW

U24 M61323FP
VEDIO SW

DTV

U9
MT5112

U38
SST89C58

U48 TS5V330
AUDIO SW
4/2 I/O

U49 TS5V330
AUDIO SW
4/2 I/O

ATSC Audio L/R

ATSC Y Pr Pb

FL8532_CTZ

51_RXD/51_TXD

IPCLK0/AHS/AVS/AHREF_DE

IPCLK1/BHS/BVS/BDE

MSTR2_SCL/MSTR2_SDA

MSTR1_SCL/MSTR1_SDA

VGA_SCL / VGA_SDA

ADATA[0:23]
BDATA[0:23]

AIR_RAW_HS_CS/AIR_RAW_VS

SV4_CTZ
SV2_CTZ

SV3_CTZ/A1_CTZ

B1_CTZ/C1_CTZ
A4/B4/C4_CTZ
A3/B3/C3_CTZ
A2/B2/C2_CTZ

JTAG_BS_TCK/TDO/TMS/TDI/TRST

NTSC CVBS(SV1_HUT)

MSTR1_SCL/MSTR1_SDA

JTAG_BS_TCK/TDO/TMS/TDI/TRST

ATXD_HUD
ARXD_HUD

AIR_RAW_HS_CS/AIR_RAW_VS

A4/B4/C4_HUD
A3/B3/C3_HUD
A2/B2/C2_HUD

SV4_HUD

SV2_HUD
SV3_HUD/A1_HUD
B1_HUD/C1_HUD

IPCLK1/BHS/BVS/BDE

BDATA[0:23]

NTSC CVBS(SV1_CTZ)

MSTR2_SCL/MSTR2_SDA

CH4_R/L
CH3_R/L

CH2_R/L
CH1_R/L
TUNER SIF

HY5DU56822CT-D4
U17 DDR RAM CTZ

ARXD
ATXD

U32 P4450G
AUDIO
PROCESS

Frame Store
DDR Interface

UART

GPIO

2 Wire
Controller

2 Wire
Controller

Digital A
Input
Digital B
Input

Analog
input

JTAG Boundary
Scan

2 Wire
Controller

JTAG Boundary
Scan

UART

Analog
input

GPIO

LVDS
Display
Interface

FL8125_HUD

VEDIO

HY5DU56822CT-D4
U16 DDR RAM HUD

Frame Store
DDR Interface

2 Wire
Controller

LVDS
Display
Interface

OCM External
SRAM

I2CCM

Serial ROM
Interface

AUDIO

SUBWoofer

Lineout_R/L

HLIN/HRIN

RCA Lineout_R/L

SCL-33V / SDA-33V
MSTR0_SCL/MSTR0_SDA

TV/DTV

W1

XU1 A29LV320D
MEMERY_CTZ

NC7SB3157
U18 BUS SW

U11 24LC32
EEPROM HUD

U12 SST25VF040
FLASH 512K HUD

U33 PT2308
AUDIO DRIVER

U33 PT2308
AUDIO DRIVER

U34 PT2308
AUDIO DRIVER

LED BLACKLIGHT
J12

CN5
KEY PAD + IR

U25 F75373S

CN12

CN13

J11
Audio connect

Display

MP7772
AUDIO_AMP

MP7782
AUDIO_AMP

J3
Audio out

J4
Audio out

CONFIDENTIAL – DO NOT COPY

Page10-5

File No. SG-0199

LCD

PDP DISPLAY NOTHING(Analog HD1/AC on/off default)

Start

Powe r LED is lighti ng?

Yes

Powe r LED is lighti ng?

Yes

Powe r LED is lighti ng?

Yes

PDP DISPLAY NOTHING(Analog HD1 without Y signal)

LCD

No

Check AC power cord

No

Press Meun or Info.

Is there any OSD’s logo

Check internal cable?

1.LVDS cable.

No

Check internal cable?

1.CN1’s cable

2.CN3’s cable

D10,D11 LED is lighting?

Yes

Check input source

No

No

Check W1 pin 27 is high?

(Display_ON)

No

Check main board CN3 pin 4Î studyby +5V

Check CN3 pin 3Î RLY_ON(high)

Check CN3 pin 2Î VS_ON(high)

No

Check Fuse open?

(F2,F3,F4)

No

Yes

Yes

Yes

No

U13 fail

Yes

No

Check U13 pin A D14.

Remove R87.

Is AD14 high?

Check U3.4Î3.3V

Check U8Î1.8V

Check U9Î2.5V

If power_off Îhigh
U2,U5Î ON
Check +3.3V_SW

,+5V_SW,+12V_SW

(pin 5,6 and pin 7,8)

No

Yse

Check CN1Îpin 1,2,3 = +5V

Yes

Panel powe r

No

No

No

No

U13 fail

pin 7,8 = +12V

No

fail

Fuse fail

U3 fail

U8 fail

U9 fail

U2,U5 fail

Block 1

Is picture on screen?

No

CONFIDENTIAL – DO NOT COPY

Check component 1
(Y signal) ÎC252
Is there sync?

Yes

Use GProbe connect

from main to PC.

Does scaler detect the signal?

No

Trace componect 1 from

No

Input To U13 circuit

Check R190,R191

U13 fail

1

Page10-6

File No. SG-0199

PDP DISPLAY NOTHING(Analog HD1 without Pb signal)

LCD

BLOCK 1

No

Check component 1

Is picture on screen?

LCD

PDP DISPLAY NOTHING(Analog HD1 without Pr signal)

BLOCK 1

Is picture on screen?

PDP DISPLAY NOTHING(Analog HD1 on PIP mode without Y signal)

LCD

BLOCK 1

(Pb signal) ÎC259

Is there sync?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

No

Check component 1

(Pr signal) Î C264
Is there sync?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

No

Trace componect 1 from

Input To U13 circuit
Check R196,R198

Yes

No

U13 fail

No

Trace componect 1 from

Input To U13 circuit
Check R204,R201

Yes

No

U13 fail

Is picture on screen?

No

CONFIDENTIAL – DO NOT COPY

Check component 1

(Y signal) =>C255
Is there sync?

Yes

Use GProbe connect

from main to PC.

Does scaler detect the signal?

No

Trace componect 1 from

Input To U10 circuit

No

Check R193,R191

U10 fail

2

Page10-7

File No. SG-0199

PDP DISPLAY NOTHING(Analog HD1 on PIP mode without Pb signal)

LCD

BLOCK 1

No

Is picture on screen?

PDP DISPLAY NOTHING(Analog HD1 on PIP mode without Pr signal)

LCD

BLOCK 1

Is picture on screen?

LCD

PDP DISPLAY NOTHING(Analog HD2 without Y signal)

BLOCK 1

Check component 1
(Pb signal) ÎC255
Is there sync?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

No

Check component 1

(Pr signal ) ÎC255
Is there sync?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

No

Trace componect 1 from

Input To U10 circuit

Check R200,R198

Yes

No

U10 fail

No

Trace componect 1 from

Input To U10 circuit

Check R205,R204

Yes

No

U10 fail

Is picture on screen?

No

CONFIDENTIAL – DO NOT COPY

Check component 2

(Y signal) ÎC258,R195

Is there sync?

Yes

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check U23

No

No

outnputÎpin 31

InputÎ pin 13

Input clamp voltageÎpin 3(+5V)

Output clamp voltageÎpin 32(+5V)

VCC3Îpin 22,23(+5V)

Input_switch_selectÎhigh(+5V)

U13 fail

Yes

No

U23 fail

Check before U23’s circuit

1.C263,C265(AC coupled)

2.R209

3.R216(75ohm)

No

Input source fail

3

Page10-8

File No. SG-0199

PDP DISPLAY NOTHING(Analog HD2 without Pb signal)

LCD

BLOCK 1

Check U23

Is no blue color on screen?

No

Check componen t 2

(Pb si gnal) ÎC260,R197

Is there sync?

No

Yes

outnputÎpin 28

Inpu tÎ pin 15

Input clamp voltageÎpin 5(+5V)

Output clamp voltageÎpin 29(+5V )

VCC3Îpin 22,23(+5V)

Input_switch_selectÎhigh(+5V)

No

U23 fail

Use GProbe connect

from main to PC.

Does scaler detect the signal?

LCD

PDP DISPLAY NOTHING(Analog HD2 without Pr signal)

BLOCK 1

No

Check componen t 2

Is no red c olor on screen ?

LCD

PDP DISPLAY NOTHING(Analog HD2 on PIP mode without Y signal)

BLOCK 1

Is picture on screen?

(Pr signal) ÎC254,R192

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

No

Check component 2

(Y signal) ÎC287,R212

Is there sync?

Yes

No

U13 fail

No

Input clamp voltageÎpin 1(+5V)

Output clamp voltageÎpin 35(+5V)

Yes

No

Input_switch_selectÎhigh(+5V)

U13 fail

No

Input clamp voltageÎpin 3(+5V)

Output clamp voltageÎpin 32(+ 5V)

VCC3Îpin 22,23(+5V)

Input_switch_selectÎhigh(+5V)

Yes

Check U23

outnputÎpin 34

Inpu tÎ pin 11

VCC3Îpin 22,23(+5V)

Yes

Check U24

outnputÎpin 31

Inpu tÎ pin 13

Check before U23’s circ uit

1.C268,C269(AC coupled)

2.R211

3.R217(75ohm)

No

U23 fail

Check before U23’s circ uit

1.C256,C261(AC coupled)

2.R215

3.R218(75ohm)

No

U24 fail

No

No

Input source fail

Input source fail

CONFIDENTIAL – DO NOT COPY

Use GProbe connect

from main to PC.

Does scaler detect the signal?

No

U10 fail

Yes

Check before U24’s circuit

1.C282,C285(AC coupled)

2.R209

3.R216(75ohm)

No

Input source fail

4

Page10-9

File No. SG-0199

LCD

PDP DISPLAY NOTHING(Analog HD2 on PIP mode without Pb signal)

BLOCK 1

Check U24

Is no blue color on screen?

No

Check component 2

(Pb si gnal) ÎC288,R213

Is there sync?

No

Yes

outnputÎpin 28

Input Î pin 15

Input clamp voltageÎpin 5(+5V)

Output clamp voltageÎpin 29(+5V)

VCC3Îpin 22,23(+5V)

Input_switch_selectÎhigh(+5V)

No

U24 fail

Yes

Check before U24’s circuit

1.C289,C290(AC coupled)

Check U24

outnputÎpin 34

Input Î pin 11

VCC3Îpin 22,23(+5V)

Yes

Check before U24’s circuit

1.C276,C281(AC coupled)

Check U45

H sync input Î U45 pin1,R185
V sync input Î U45 pin5,R187

No

2.R211

3.R217(75ohm)

No

U24 fail

2.R215

3.R218(75ohm)

Yes

Check input source

No

No

Check U45

pin 14Î +3.3V

Yes

Check U45

No

U10 fail

No

Input clamp voltageÎpin 1(+5V)

Output clamp voltageÎpin 35(+5V)

Input_switch_selectÎhigh(+5V)

No

U10 fail

No

Use GProbe connect

from main to PC.

Does scaler detect the signal?

LCD

PDP DISPLAY NOTHING(Analog HD2 on PIP mode without Pr signal)

BLOCK 1

No

Is no red color on screen?

LCD

PDP DISPLAY NOTHING(RGB)

BLOCK 1

Is picture on screen?

Check component 2

(Pr sign al) ÎC284,R210

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

H sync output Î U45 pin4,R181

No

V sync output Î U45 pin8,R184

Is there signal?

Yes

Input source fail

Input source fail

Yes

U45 fail

Check U22’s signal output

R signal ÎC238,R180,R169,U22.34
G signal ÎC237,R177,R171,U22.31
B signal ÎC235,R174,R176,U22.28

CONFIDENTIAL – DO NOT COPY

No

R Î pin 2, C239;C241(AC coupled),R186,R172(75ohm)
G Î Pin 4,C234;C236(AC coupled),R166,R175(75ohm)
B Î Pin 6,C221;C224(AC coupled),R164,R173(75ohm)

Check U22 input signal

Yes

Input clamp voltageÎpin 1(+5V_V1)

Output clamp voltageÎpin 35(+5V)

VCC3Îpin 22,23(+5V)

Input_switch_selectÎlow (0V)

Check U22

No

U22 fail

5

Page10-10

File No. SG-0199

PDP DISPLAY NOTHING(RGB on PIP mode without screen)

LCD

BLOCK 1

Is picture on screen?

Check U22’s signal output

R signal ÎC233,R180,R169,U22.34
G signal ÎC232,R177,R171,U22.31
B signal ÎC231,R174,R176,U22.28

H sync output Î U45 pin4,R181

No

V sync output Î U45 pin8,R184

Yes

Check U45

Is there signal?

No

No

R Î pin 2, C239;C241(AC coupled),R186,R172(75ohm)
G Î Pin 4,C234;C236(AC coupled),R166,R175(75ohm)
B Î Pin 6,C221;C224(AC coupled),R164,R173(75ohm)

Check U22 input signal

Check U45

H sync input Î U45 pin1,R185
V sync input Î U45 pin5,R187

No

Yes

Input clamp voltageÎpin 1(+5V_V1)
Output clamp voltageÎpin 35(+5V)

VCC3Îpin 22,23(+5V)

Input_switch_selectÎlow (0V)

Check input source

Check U22

Yes

Check U45

pin 14Î +3.3V

Yes

U45 fail

No

U22 fail

CONFIDENTIAL – DO NOT COPY

6

Page10-11

File No. SG-0199

LCD

PDP DISPLAY NOTHING(Composite 1 without screen)

BLOCK 1

No

Is picture on screen?

PDP DISPLAY NOTHING(Composite 1 on PIP without screen)

LCD

BLOCK 1

Check C310,R275,R274

Is there signal?

Yes

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C309 (signal A C coupled)

2.R276

3.R279(75ohm impedance)
Is there signal?

No

Yes

Check Q28’s emitter.

Is there signal?

No

Q13 fail

No

Check input source

No

Check Q28’s Base.

Is there signal?
Check collector

voltage(+5V).

No

Q28 fail

Is picture on screen?

No

CONFIDENTIAL – DO NOT COPY

Check C308,R273,R274

Is there signal?

Yes

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C309 (signal AC coup led)

2.R276

3.R279(75ohm impedance)
Is there signal?

No

Yes

Check Q28’s emitter.

Is there signal?

No

Q10 fail

No

No

Check input source

Check Q28’s Base.

Is there signal?
Check collector

voltage(+5V).

No

Q28 fail

7

Page10-12

File No. SG-0199

LCD

PDP DISPLAY NOTHING(Composite 2 without screen)

BLOCK 1

No

Is picture on screen?

LCD

PDP DISPLAY NOTHING(Composite 2 on PIP without screen)

BLOCK 1

Is picture on screen?

Check C316,R286,R285

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C315 (signal AC coupled)

2.R282

3.R283(75ohm impedance)
Is there signal?

No

Check C316,R284,R285

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Yes

Yes

No

Yes

No

Check Q29’s emitter.

Is there signal?

No

Q13 fail

No

Check Q29’s emitter.

Is there signal?

No

Q10 fail

Check input source

No

No

Check Q29’s Base.

Is there signal?
Check collector

voltage(+5V).

Check Q29’s Base.

Is there signal?
Check collector

voltage(+5V).

No

Q29 fai l

No

Q29 fai l

CONFIDENTIAL – DO NOT COPY

Check:

1.C315 (signal AC coupled)

2.R282

3.R283(75ohm impedance)
Is there signal?

Yes

No

Check input source

8

Page10-13

File No. SG-0199

LCD

PDP DISPLAY NOTHING(S-VIDEO 1 without screen)

BLOCK 1

Is picture on screen?

Is picture color ok?

No

Check C320,R293,R292

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C319 (signal AC coupl ed)

2.R297

3.R299(75ohm imped ance)
Is there signal?

No

Check C328,R308,R307

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C327 (signal AC coupl ed)

2.R296

3.R298(75ohm imped ance)
Is there signal?

Check Q30’s Base.

No

Check Q30’s emitter.

Is there signal?

Yes

No

Q13 fail

Yes

No

No

Check Q31’s emitter.

Is there signal?

Yes

No

Q13 fail

Yes

No

No

Check input source

No

Check input source

Is there signal?
Check collector

voltage(+5V).

Check Q31’s Base.

Is there signal?
Check collector

voltage(+5V).

No

Q30 fail

No

Q31 fail

CONFIDENTIAL – DO NOT COPY

9

Page10-14

File No. SG-0199

PDP DISPLAY NOTHING(S-VIDEO 1 on PIP mode without screen)

LCD

BLOCK 1

Is picture on screen?

Is picture color ok?

No

Check C318,R291,R292

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C319 (signal AC coupl ed)

2.R297

3.R299(75ohm imped ance)
Is there signal?

No

Check C326,R306,R307

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C327 (signal AC coupl ed)

2.R296

3.R298(75ohm imped ance)
Is there signal?

Check Q30’s Base.

No

Check Q30’s emitter.

Is there signal?

Yes

No

Q10 fail

Yes

No

No

Check Q31’s emitter.

Is there signal?

Yes

No

Q10 fail

Yes

No

No

Check input source

No

Check input source

Is there signal?
Check collector

voltage(+5V).

Check Q31’s Base.

Is there signal?
Check collector

voltage(+5V).

No

Q30 fail

No

Q31 fail

CONFIDENTIAL – DO NOT COPY

10

Page10-15

File No. SG-0199

LCD

PDP DISPLAY NOTHING(S-VIDEO 2 without screen)

BLOCK 1

Is picture on screen?

Is picture color ok?

No

Check C332,R316,R320

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C335 (signal AC coupl ed)

2.R300

3.R302(75ohm imped ance)
Is there signal?

No

Check C336,R319,R318

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C333 (signal AC coupl ed)

2.R301

3.R303(75ohm imped ance)
Is there signal?

Check Q33’s Base.

No

Check Q33’s emitter.

Is there signal?

Yes

No

U13 fail

Yes

No

No

Check Q32’s emitter.

Is there signal?

Yes

No

U13 fail

Yes

No

No

Check input source

No

Check input source

Is there signal?
Check collector

voltage(+5V).

Check Q32’s Base.

Is there signal?
Check collector

voltage(+5V).

No

Q33 fail

No

Q32 fail

CONFIDENTIAL – DO NOT COPY

11

Page10-16

File No. SG-0199

PDP DISPLAY NOTHING(S-VIDEO 2 on PIP mode without screen)

LCD

BLOCK 1

Is picture on screen?

Is picture color ok?

No

Check C331,R313,R320

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C335 (signal AC coupl ed)

2.R300

3.R302(75ohm imped ance)
Is there signal?

No

Check C334,R317,R318

Is there signal?

Use GProbe connect

from main to PC.

Does scaler detect the signal?

Check:

1.C333 (signal AC coupl ed)

2.R301

3.R303(75ohm imped ance)
Is there signal?

No

Check Q33’s emitter.

Is there signal?

Yes

No

U10 fail

Yes

No

Check input source

No

Check Q32’s emitter.

Is there signal?

Yes

No

U10 fail

Yes

No

Check input source

No

No

Check Q33’s Base.

Is there signal?
Check collector

voltage(+5V).

Check Q32’s Base.

Is there signal?
Check collector

voltage(+5V).

No

Q33 fail

No

Q32 fail

CONFIDENTIAL – DO NOT COPY

12

Page10-17

File No. SG-0199

PDP DISPLAY NOTHING(Digital 2 U35 with PORT B without screen)

LCD

BLOCK 1

No

Is picture on screen?

Check input source?

Yes

Is picture on screen?

Is picture color ok?

Check U37 I2C bus

SCLÎPin 6
SDAÎpin 5

Check U35 pin 90 Î high

No

No

V syncÎR419
H syncÎR420

clockÎR421

Check Q44

sourceÎhigh(3.3V)

Check U35 I2C busÎ

CSDAÎpin 39
CSCLÎpin 40

Check U35 all power U35 fail

Check U35’s RGB data bus

BÎRP10,RP11
GÎRP12,RP14
RÎRP16,RP17

No

Check U37 power

5VÎPin 8

No

Check +3.3V_SWÎ

FB19,FB20,FB21,FB22

U41Î+1.8V_HDMI1

No

Check Q44

GataÎhigh(5 V)

Yes

No

I2C addr.ÎR424

Yes

Yes

No

Check D66 and D65
Are there 5V output?

Yes

Check crystalÎ
Y2=28.322MHz

Yes

No

Q44 fail

No

Check Block 2

No

D66 fail

or

D65 fail

CONFIDENTIAL – DO NOT COPY

14

Page10-18

File No. SG-0199

Block 2

start

HDMI’s chip

communicate with

SM5964,is ok?

No

Check U38’s powerÎ

Pin 44,35

Yes

Check Y3Î

11.0592MHz

Yes

Check U38’s UART

TxDÎpin 13

RxDÎpin 11

No

No

Check U2’s +5V_SW

Îpin 7,8

Check U20Î

pin 16Î+5V

Pin 10Îoutput select=high

Check R143,R144

No

U20 fail

Yes

No

U13 fail

CONFIDENTIAL – DO NOT COPY

15

Page10-19

File No. SG-0199

TROUBLE OF DDC READING

Start

Analog DDC OK?

Digital HDMI1 DDC OK?

Digital HDMI2 DDC OK?

End

Support DDC2B

No

1.Analog cable ok?

2.Voltage of +5V_BUF ok?

3.Check U21

4.Is compliant protocol?

Yes

Support DDC2B

No

1.HDMI cable ok?

2.Voltage of VCC5_E2P_2ok?

3.Check U44

Yes

4.Is compliant protocol?

Support DDC2B

No

1.HDMI cable ok?

2.Voltage of VCC5_E2P_1 ok?

3.Check U37

4.Is compliant protocol?

CONFIDENTIAL – DO NOT COPY

Page10-20

File No. SG-0199

PDP NO SOUND

LCD

PDP NO SOUND

Start

Audio power DC power ok?

Yes

J11 Pin 1&3

Check audio AMP U19 has output?

YES

Audio board fail

U32 has output signal?

Check U32 inputÎ R372~R379

No

Check F2 output has +24V?

˖˻˸˶˾ʳ˔˷˼ʳ˵˴˷ʳ˄˝˅ʳˣ˼˄ʳ˅ˇ˩

No

Check U19.8 and U19.9

Check Audio AMP U19

No

No

R326,R328ÎDigital HD2,AV1
R332,R334ÎDigital HD1,AV2
R348,R351ÎAnalog HD1,VGA
R356,R358ÎAnalog HD2

input siganl?

Yes

J11 Pin 1&3

has output?

Yes

speaker fail

Appstest 90 1 0x14 0x3540

(Gprobe 5.0)

Is there 1KHz output?

Check U27,U28 output

No

No

No

No

No

Audio power fail

Check C436,C430

Block 3

U32 Fail

Check U27,U28

+5V powerÎ

Pin 8,24,4

-5V powerÎ

Pin 25

Yes

Check U27,U28 I2C bus

U27ÎSDA=R344,SCL=R345
U28ÎSDA=R359,SCL=R360

No

Check U29’s power

+5V_SWÎPin 8

Yes

Check U29 output

-5V_NÎpin 5

No

CONFIDENTIAL – DO NOT COPY

No

Check Q35ÎMSTR2_SCL

Q37ÎMSTR2_SDA

Is there signal?

U29 fail

No

Check U13

Yes

Q35,Q37 fail

No

U13 fail

Page10-21

File No. SG-0199

TROUBLE OF THE DTV

CONFIDENTIAL – DO NOT COPY

Page10-22

File No. SG-0199

Chapter 11 Spare Parts List

PART NO DESCRIPTION LOC QTY REMARK

0185-1152-0073 FUSE 125V/1.5A SMD (R45101.5) L-F F3
0185-1502-0073 FUSE 125V/5A SMD (R45105) L-F F2
0280-2500-0012 X'TAL 25MHZ 49/US 30PPM 20PF LF Y1
0286-2700-0024 OSC 27MHz 25ppm 3.3V SMD VCXO X1
0320-4000-0142 POWER CORD 110V UL/CSA 1800mm BLK N.M. (VINC) ʳ
0321-0000-0411 AV CABLE RCA(Y/W/R) 1800mm BLK (VINC) ʳ
0321-0200-0031 DIN5P-P2I25402 2464#22 293/508mm 4C+S ʳ
0360-1000-0151 COIL CHOKE 70uH 3A LF L37, L5
0360-1000-0400 POWER INDUCTOR L:10uH 4.0A 12x12mm SMD LF L2 , L3
0360-1000-0410 POWER INDUCTOR L:15uH 4.7A 12x12mm SMD LF L4, L5
0370-0000-1011 FERRITE CORE RH 3.5X6X1.0(W)X2 L-F L1
0370-0000-6452 CHIP BEAD CORE 80ohm (MLB-201209-0080A-N2) L24, L26

0370-0000-6452 CHIP BEAD CORE 80ohm (MLB-201209-0080A-N2)

0370-0001-0752 CHIP BEAD CORE 120ohm (MLB-201209-0120P-N2A) FB2, FB3, FB5, FB6
0370-0001-4282 CHIP BEAD 80ohm 6A 0805 (GB201212K800TM) LF L10 , L11

0370-2056-8620 CHIP COIL 0.56uH 100mA 0603 (MLF1608DR56KT) LF

0371-6880-0482 CHIP COIL 0.68uH 300mA 0805 (GL201209TR68KTM) LF FB3
0371-6880-0482 CHIP COIL 0.68uH 300mA 0805 (GL201209TR68KTM) LF FB1, FB2, FB4
0390-5003-5273 DUAL SURFACE DIODE BAV99 SMD (SOT-23) L-F D2, D3, D4

0390-5004-2343 GEN. DIODE LL4148WP SMD 1206 L-F

0390-6004-9293 Schottky Diode 1A 40V B140B-13-F SMB L-F

0390-6006-5293 SCHOTTKY DIODE 3A 40V B340-13-F SMC L-F SD12, SD14
0390-6006-6272 SCHOTTKY DIODE 5A 40V SB540 DIP T LF D1, D5

0390-6006-8293 SCHOTTKY DIODE 2A 40V B240-13-F SMB L-F

0400-0681-2713 ZENER 6.46V-7.14V MMSZ5235B 1/2W SOD-123 L-F ZD2, ZD3, ZD4, ZD7
0410-5000-5610 TRANSISTOR MMBT3904LT1G SOT-23 L-F Q20
0410-5000-5719 TRANSISTOR KN3906S SOT-23 LF Q3
0411-0000-7612 TR NPN 30mA 50V DTC144EKA-T146 SMT3 LF Q1, Q2

0411-3000-9622 TR NPN 0.1A 50V BC847B SOT-23 LF

0411-3000-9622 TR NPN 0.1A 50V BC847B SOT-23 LF Q2
0420-1004-9621 MOSFET N-CH 2N7002E-T1-E3 SMD (SOT-23) L-F Q4
0420-2004-8612 MOSFET P-CH 7A 30V SP8J5 SO-8 8PIN L-F U2, U26, U5
0430-0002-6035 IC MM74HC4052MX SOIC 16PIN LF U20
0430-1004-4015 IC SN74LV14ADR SMD SO14 LF U45

0430-1008-6088 IC NJM4558M-TE2_PB SO8(DMP8) L-F

0430-1009-1009 IC 74HCT14D 14PIN SO14 LF U14
0430-3002-3096 IC FLASH 4M SST25LF040A-33-4C-S2AE SOIC 8PIN LF U12
0430-3006-4011 IC AT24C32AN-10SU-2.7 8PIN SO-8 LF U11, U15
0430-3007-1017 IC 24LC128-I/SNG 8PIN SOIC LF U40
0430-3039-3645 IC MX29LV160CTTC-70G 48PIN TSOP LF XU1
0430-3039-4645 IC MX29LV320CTTC-70G 48PIN TSOP LF U15
0430-3039-6011 IC AT24C02BN-10SU-1.8 8Pin SOIC L-F U21, U37, U44
0430-4016-9007 IC LM358DT 8PIN SO-8 LF U4
0430-4018-1059 IC HEADPHONE DRIVER PT2308-S(L) SOIC 8PIN LF U30, U33, U34
0430-5018-1578 IC MCU SM5964C40JP 44PIN PLCC LF U38
0430-6002-8079 IC AP1117E25LA SOT-223 L-F U9
0430-6002-8079 IC AP1117E25LA SOT-223 L-F U4

L21, L22, L23, L25,
L27, L7, L9

L28, L29, L30, L31,
L32, L33

D10, D11, D12, D2,
D3, D4, D5

SD10, SD11, SD6,
SD7 4 ʳ

SD2, SD3, SD4,
SD5, SD8, SD9

Q28, Q29, Q30,
Q31, Q32, Q33

U1, U2, U3, U4, U5,
U6 6 ʳ

1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
2 ʳ
2 ʳ
2 ʳ
1 ʳ
2 ʳ

7 ʳ
4 ʳ
2 ʳ

6 ʳ
1 ʳ
3 ʳ
3 ʳ

7 ʳ

2 ʳ
2 ʳ

6 ʳ
4 ʳ
1 ʳ
1 ʳ
2 ʳ

8 ʳ
1 ʳ
1 ʳ
3 ʳ
1 ʳ
1 ʳ

1 ʳ
1 ʳ
2 ʳ
1 ʳ
1 ʳ
1 ʳ
3 ʳ
1 ʳ
3 ʳ
1 ʳ
1 ʳ
1 ʳ

CONFIDENTIAL Ω DO NOT COPYʳ Page ˄˄ˀ˄

ʳ

File No. SG-0199

PART NO DESCRIPTION LOC QTY REMARK

0430-6005-5079 IC AP1117E18LA LF SOT-223 U39, U41
0430-6006-1079 IC LDO AP1084KLA ADJ TO-263-3L LF U7 U8
0430-6006-1079 IC LDO AP1084KLA ADJ TO-263-3L LF U3
0430-6007-0072 IC N2576SG-3.3 3A 5PIN TO-263 LF U3
0430-6007-5075 IC AME1117CCGTZ 3PIN SOT-223 L-F U19
0430-6009-1051 IC AMC1117SKF-ADJ SMD 3PIN SOT-223 LF U5
0430-6010-9028 IC G2996F1Uf 8PIN SOP-8(FD) LF U14
0430-6011-3210 IC MC7805CTG 3PIN TO-220 LF U1
0430-6013-4072 IC N2596SG-ADJ 3A 150KHZ TO-263-5L LF U2, U21
0430-6013-9207 IC REGULATOR L7808CV 3PIN TO-220 LF U31
0430-7027-3738 IC SiI9011CLU 128PIN LQFP LF U35, U42
0430-7030-1601 IC CS4344-CZZ TSSOP-10 LF U36, U43
0430-7030-3035 IC NC7SB3157P6X SC-70 6PIN LF U18
0430-7031-9603 IC DDR 16Mx16 NT5DS16M16CS-5T 66PIN TSOPII LF U16, U17
0430-7031-9603 IC DDR 16Mx16 NT5DS16M16CS-5T 66PIN TSOPII LF U12, U13
0430-7032-9615 IC TS5V330DBQR 16PIN QSOP LF U48, U49
0430-7032-9615 IC TS5V330DBQR 16PIN QSOP LF U60
0430-7032-9615 IC TS5V330DBQR 16PIN QSOP LF U22
0430-7033-4962 IC FLI8125-LF-BC 208PIN PQFP LF U10
0430-7035-1999 IC MT5351AG 471PIN BGA LF U10
0430-7040-8602 IC M61323FP#DF0G 36PIN SSOP LF U23, U24
0430-7042-2065 IC QUICKSWITCH IDTQS3253QG QSOP 16PIN LF U46, U47
0430-7043-0962 IC TV CONTROLLER FLI8532-LF-BE 416PIN PBGA LF U13
0430-7043-1999 IC DEMODULATOR MT5112BD LQFP 100PIN LF U9
0430-7043-3620 IC 50W AUDIO AMP MP7782DF-LF-Z 20PIN TSSOP LF U8
0430-7043-4620 IC 2*20W AUDIO AMP MP7722DF-LF-Z 20PIN TSSOP LF U7
0430-9001-1980 IC MSP4440G-QI-C13-500 64PIN PMQFP LF U32
0980-0102-7010 MODULE TUNER (FQD1236/F H-5) LF U6
0980-0200-2130 MODULE. IR RECEIVER (FM-6038LM-5AN) UR1
1801-0123-4010 Bezel(PC,Black,Thickness=3.0mm)(GV46L) ASS'Y ʳ
1925-1000-3310 EPE FORM-TOP-L(GV46L) ʳ
1925-1000-3320 EPE FOAM-Bottom L(GV46L) ʳ
1925-1000-3370 EPE FORM-TOP-R(GV46L) ʳ
1925-1000-3380 EPE FOAM-Bottom R(GV46L) ʳ
1925-1000-3540 EPE FOAM-Bottom Middle(GV46L) ʳ
1925-1100-0230 PE BAG 320*230*0.04T ʳ
1925-1100-0280 PE BAG (180W*290L*0.04t)(PE-LD)(ACC.-1) ʳ
1925-1100-2080 PE BAG (PD-42L)(1280*1200*0.5) ʳ
1925-1200-7080 ACCESSARY BOX (330W*230D*50H) ʳ
1925-1200-8880 CARTON-TRAY (BLANK)(GV46L) ʳ
1925-1200-8940 CARTON (VIZIO GV46L HDTV) ʳ
1925-1300-7080 Brochure VIZIO Series ʳ
1925-1300-7770 MANUAL (VIZIO GV46L HDTV) ʳ
1925-1300-7780 Quick Setup Guide (VIZIO GV46L HDTV) ʳ
1925-1400-2710 Register CARD/VIZIO L15 ʳ
1925-1900-0630 CARTON JOINT(GV46L) ʳ
1925-2000-0030 Polishing Cloth VIZIO P42 HDTV10A ʳ
1936-1100-8560 B/C LBL (VIZIO GV46L HDTV) ʳ
1936-1300-1550 SERIAL NO.LBL byd:sign ʳ
1936-1600-1130 Technology logo LBL VIZIO GV46L HDTV ʳ
1947-1200-0310
1947-1200-0400
1947-1200-0820
1947-1200-1560 FILAMENT TAPE (TIBON 25wide) ʳ
1947-1200-2580 BLUE TAPE (18*50mm)(KLV-20SP2) ʳ
1947-1500-2740 3M 4929 Tape(25*25mm t=0.6mm)(GV46L HDTV) ʳ
1947-1500-2810 2X5 SPEAKER STUFFING (GV42L/GV46L HDTV) ʳ
1947-1500-2810 2X5 SPEAKER STUFFING (GV42L/GV46L HDTV) ʳ

ACETATE CLOTH TAPE ( ᔩᎨؒᓄ൅ ) 27*75mm
ACETATE CLOTH TAPE ( ᔩᎨؒᓄ൅ ) 20*45mm
ACETATE CLOTH TAPE ( ᔩᎨؒᓄ൅ ) 60*45mm

ʳ
ʳ
ʳ

2 ʳ
2 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
2 ʳ
1 ʳ
2 ʳ
2 ʳ
1 ʳ
2 ʳ
2 ʳ
2 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
2 ʳ
2 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
2 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
4 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
9 ʳ
1 ʳ
2 ʳ

0.72 ʳ

0.1 ʳ
7 ʳ
1 ʳ
1 ʳ

CONFIDENTIAL Ω DO NOT COPYʳ Page ˄˄ˀ˄

ʳ

File No. SG-0199

PART NO DESCRIPTION LOC QTY REMARK

1947-1500-2820 WOOFER ENCLOSURE STUFFING (GV46L HDTV) ʳ
1947-1500-2830 DUCT STUFFING (GV46L HDTV) ʳ
1947-1500-2840 REAR STUFFING (GV46L HDTV) ʳ
1947-1500-2850 FRONT COVER STUFFING (GV46L HDTV) ʳ
1947-1500-2860 WOOFER ISOLATED SHEET SEAL (GV42L/GV46L HDTV) ʳ
1947-1500-2860 WOOFER ISOLATED SHEET SEAL (GV42L/GV46L HDTV) ʳ
1947-1500-2870 WOOFER BLOCK SEAL (GV42L/GV46L HDTV) ʳ
1947-1500-2870 WOOFER BLOCK SEAL (GV42L/GV46L HDTV) ʳ
1947-1500-2920 AL PLATE STUFFING (GV46L HDTV) ʳ
1947-1500-2930 3M 4929 Tape(445*6mm t=0.6mm)(GV46L HDTV) ʳ
1947-1500-2940 RIB SEAL(CR 25.0*5.0*1.0t)(GV46L HDTV) ʳ
1947-1500-2960 3M 4929 Tape(25*13mm t=0.6mm)(GV46L HDTV) ʳ
1947-1700-0040 SHIELDING AL. TAPE (100.0*20.0) ʳ
1947-1700-0130 SHIELDING AL.TAPE (70.0*50.0) ʳ
1947-1800-0050 GASKET BLOCK (20*3*12mm) (850GT) ʳ
1947-1800-0090 GASKET BLOCK (17*25*25mm) (773GT) ʳ
1947-1800-0490 GASKET BLOCK (12L*10W*2.5Hmm) HOLE 6 ij ʳ
1947-1800-1050 GASKET BLOCK (10.0W*250.0L*2.0H) ʳ
1947-1800-1060 GASKET BLOCK (17.0W*80.0L*35.0H) ʳ
1947-1800-1070 GASKET BLOCK (17.0W*120.0L*10.0H) ʳ
1947-2000-1200 RUBBER SEAL (GV42L/GV46L HDTV) ʳ
1947-2000-1200 RUBBER SEAL (GV42L/GV46L HDTV) ʳ
1947-9900-0660 Glue, 94 Primer (for Face Plate) (M16) ʳ
3642-0012-0146 LCD CONNECTOR BD ASS'Y (GV42L) ʳ
3642-0022-0319 Acoustic LEFT BOXES ASS'Y (GV46L) ʳ
3646-0012-0137 AUDIO BD ASS'Y (GV46L) ʳ
3646-0012-0146 LCD CONNECTOR BD ASS'Y (GV46L) ʳ
3646-0012-0150 MAIN BD ASS'Y(GV46L) ʳ
3646-0012-0156 LCD TV DISPLAY BD ASS'Y (GV46L) ʳ
3646-0012-0189 IR BD ASS'Y (GV46L) ʳ
3646-0012-0190 TUNER BD ASS'Y(GV46L) ʳ
3646-0012-0306 BEZEL ASS'Y (GV46L) ʳ
3646-0012-0319 Acoustic Right BOXES ASS'Y (GV46L) ʳ
3646-0012-0395 AL PLATE ASSY(GV46L) ʳ
3646-0022-0395 BACK COVER ASSY(GV46L) ʳ

1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
2 ʳ
2 ʳ
2 ʳ
6 ʳ
2 ʳ
6 ʳ
4 ʳ
4 ʳ
1 ʳ
6 ʳ
1 ʳ
2 ʳ
6 ʳ
4 ʳ
1 ʳ
1 ʳ

0.0034 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ
1 ʳ

1 ʳ

CONFIDENTIAL Ω DO NOT COPYʳ Page ˄˄ˀ˄

ʳ

File No. SG-0199

Chapter 12 Complete Parts List

2646-8500-1033 LCD TV 46'' GV46L HDTV(Samsung) VINC

ITEM M/S LOCATION PART NO. DESCRIPTION Q’TY

1 3642-0012-0334 BASE ASS'Y GV42L HDTV 1

2 3646-0012-0312 PACKING ASS'Y (GV46L HDTV) 1

3 3646-0012-0331 LCD PANEL ASS'Y (GV46L HDTV) 1

CONFIDENTIAL – DO NOT COPY

Page 12-1

File No. SG-0199

3642-0012-0334 BASE ASS'Y GV42L HDTV

ITEM M/S LOCATION PART NO. DESCRIPTION Q’TY

1 1701-0523-3020 BASE (GV42L HDTV)(HIPS) 1

2 1701-1000-0180 BASE FOOT ( ij 18.0*2.0t, PORON ) 10

3 1712-0101-0010 BASE PLATE (GV42L HDTV)(SECC,T=2.0mm) 1

4 1712-1200-0301 STAND FOOT (GV42L HDTV)(DIE Casting) 1

5 1712-1200-0310 STAND HEAD (GV42L HDTV)(DIE Casting) 1

6 1720-8004-1050

7 1721-3004-0820 TAP.SCREW-TR #4.0*8.0L,Ni 6

MAC. SCREW, Fate Head Hexagon Bit,
M4.0*10.0L, BLK

12

CONFIDENTIAL – DO NOT COPY

Page 12-2

File No. SG-0199