VISHAY VBUS054B-HS3 Technical data

4-Line BUS-port ESD-protection

Features

• Ultra compact LLP75-6A package

• 4-line USB ESD-protection

• Low leakage current

• Low load capacitance C

= 0.8 pF

D

• ESD-protection to IEC 61000-4-2 ± 15 kV contact discharge TDB air discharge

• Lead (Pb)-free component

• Component in accordance to RoHS 2002/95/EC and WEEE 2002/96/EC

Marking (example only)

e3

19957

VBUS054B-HS3

Vishay Semiconductors

6

1

4

5

3

2

20397

XX

Dot = Pin 1 marking XX = Date code

YY

21001

YY = Type code (see table below)

Ordering Information

Device name Ordering code

VBUS054B-HS3 VBUS054B-HS3-GS08 3000 15 000

Taped units per reel

(8 mm tape on 7" reel)

Minimum order quantity

Package Data

Device name

VBUS054B-HS3 LLP75-6A U6 5.1 mg UL 94 V-0

Package

name

Marking

code

Weight

Molding compound

flammability rating

Moisture sensitivity level Soldering conditions

MSL level 1

(according J-STD-020)

260 °C/10 s at terminals

Absolute Maximum Ratings

Rating Test conditions Symbol Val ue Unit

Pin 1, 3, 4 or 6 to pin 2

Peak pulse current

Peak pulse power

ESD immunity

Operating temperature Junction temperature

Storage temperature

acc. IEC 61000-4-5; t

Pin 1, 3, 4 or 6 to pin 2

acc. IEC 61000-4-5; t

Contact discharge acc. IEC 61000-4-2; 10 pulses

Air discharge acc. IEC 61000-4-2; 10 pulses

= 8/20 µs; single shot

P

Pin 5 to pin 2

= 8/20 µs; single shot

P

= 8/20 µs; single shot

P

Pin 5 to pin 2

= 8/20 µs; single shot

P

I

P

V

T

PPM

PP

ESD

T

STG

3A

10 A

45 W

200 W

± 15 kV

TBD kV

J

- 40 to + 125 °C

- 55 to + 150 °C

Document Number 81586

Rev. 1.3, 20-May-08

For technical support, please contact: ESD-Protection@vishay.com

www.vishay.com

1

VBUS054B-HS3

Vishay Semiconductors

Electrical Characteristics

Ratings at 25 °C, ambient temperature unless otherwise specified

VBUS054B-HS3

Paramete r Test conditions/remarks Symbol Min. Ty p. Max. Unit

Protection paths Number of line which can be protected N lines 4 lines

at I

= 0.1 µA

Reverse stand-off voltage

Reverse current

Reverse breakdown voltage

R

Pin 1, 3, 4 or 6 to pin 2

at V

IN

= V

RWM

= 5 V

Pin 1, 3, 4 or 6 to pin 2

at I

= 1 mA

R

Pin 5 to pin 2

= 1 mA

at I

R

Pin 1, 3, 4 or 6 to pin 2

at I

= 3 A; Pin 1, 3, 4 or 6 to pin 2;

Reverse clamping voltage

Forward clamping voltage

PP

acc. IEC 61000-4-5

at I

= 3 A; Pin 2 to pin 1, 3, 4 or 6;

F

acc. IEC 61000-4-5

Pin 1, 3, 4 or 6 to pin 2

V

(at pin 1, 3, 4 or 6) = 0 V and

IN

(at pin 5) = 5 V; f = 1 MHz

V

Capacitance

BUS

Pin 1, 3, 4 or 6 to pin 2

V

(at pin 1, 3, 4 or 6) = 2.5 V and

IN

(at pin 5) = 5 V; f = 1 MHz

V

BUS

Line symmetry Difference of the line capacitances

Supply line capacitance

Pin 5 to pin 2

= 0 V; f = 1 MHz

at V

R

V

RWM

I

V

C

dC

C

R

BR

ZD

5V

< 0.01 0.1 µA

6.3 7.1 8 V

6.9 7.9 8.7 V

C

F

D

0.8 1 pF

0.5 0.8 pF

15 V

5V

0.05 pF

110 pF

www.vishay.com

2

For technical support, please contact: ESD-Protection@vishay.com

Document Number 81586

Rev. 1.3, 20-May-08

Typical Characteristics

T

= 25 °C, unless otherwise specified

amb

VBUS054B-HS3

Vishay Semiconductors

8 µs to 100 %

20 µs to 50 %

Time (µs)

PPM

I

100 %

80 %

60 %

40 %

20 %

0 %

010203040

20548

Figure 1. 8/20 µs Peak Pulse Current Wave Form

acc. IEC 61000-4-5

120 %

100 %

ESD

Discharge Current I

20557

80 %

60 %

53 %

40 %

27 %

20 %

0 %

- 10 0 10 20 30 40 50 60 70 80 90 100

rise time = 0.7 ns to 1 ns

Time (ns)

Figure 2. ESD Discharge Current Wave Form

acc. IEC 61000-4-2 (330 Ω/150 pF)

100

Pin 2 to Pin 5

10

1

(mA)

F

I

0.1

0.01

0.001

0.5 0.6 0.7 0.8 0.9 1 1.1 1.2

20550

Pin 2 to Pin 1, 3, 4 or 6

VF(V)

Figure 4. Typical Forward Current IF vs. Forward Voltage V

9

8

7

6

5

(V)

R

4

V

3

2

1

0

0.01 0.1 1 10 100 1000 10000

20551

Pin 1, 3, 4 or 6 to Pin 2

Pin 5 to Pin 2

IR(µA)

Figure 5. Typical Reverse Voltage VR vs. Reverse Current I

F

R

1.0 f = 1 MHz; V

0.9

0.8

0.7

0.6

(pF)

0.5

IN

0.4

C

0.3

0.2

0.1

0.0

012345 6

20549

BUS

Pin 1, 3, 4 or 6 to Pin 2

VIN(V)

Figure 3. Typical Input Capacitance C

Input Voltage V

Document Number 81586

Rev. 1.3, 20-May-08

20

(at Pin 5) = 5 V

at Pin 1, 3, 4, or 6 vs.

IN

(V)

C

V

20552

Figure 6. Typical Peak Clamping Voltage VCvs.

Measured acc. IEC 61000-4-5 (8/20 µs - wave form)

15

Pin 1, 3, 4 or 6 to Pin 2

10

Pin 5 to Pin 2

5

Pin 2 to Pin 5

0

- 5 Pin 2 to Pin 1, 3, 4 or 6

- 10 01234

Peak Pulse Current I

For technical support, please contact: ESD-Protection@vishay.com

IPP(A)

V

C

PP

www.vishay.com

3