Page 1
USER MANUAL
EPIA-M920
Mini-ITX embedded board
2.03-09022015-094800
Page 2
Copyright
Copyright © 2013 – 2015 VIA Technologies Incorporated. All rights reserved.
No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language,
in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written
permission of VIA Technologies, Incorporated.
Trademarks
All trademarks are the property of their respective holders.
Disclaimer
No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no
warranties, implied or otherwise, in regard to this document and to the products described in this document. The information
provided in this document is believed to be accurate and reliable as of the publication date of this document. However, VIA
Technologies assumes no responsibility for the use or misuse of the information (including use or connection of extra
device/equipment/add-on card)
The information and product specifications within this document are subject to change at any time, without notice and without
obligation to notify any person of such change.
VIA Technologies, Inc. reserves the right the make changes to the products described in this manual at any time without prior
notice.
Regulatory Compliance
FCC
FCC----A Radio Frequency Interference Statement
A Radio Frequency Interference Statement
FCCFCC
A Radio Frequency Interference Statement A Radio Frequency Interference Statement
This equipment has been tested and found to comply with the limits for a class A digital device, pursuant to part 15 of the FCC
rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a
commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in
accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a
residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at his
personal expense.
Notice 1
Notice 1
Notice 1Notice 1
The changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to
operate the equipment.
Notice 2
Notice 2
Notice 2Notice 2
Shielded interface cables and A.C. power cord, if any, must be used in order to comply with the emission limits.
Notice 3
Notice 3
Notice 3Notice 3
The product described in this document is designed for general use, VIA Technologies assumes no responsibility for the conflicts
or damages arising from incompatibility of the product. Check compatibility issue with your local sales representatives before
placing an order.
in this document and for any patent infringements that may arise from the use of this document.
Tested To Comply
With FCC Standards
FOR HOME OR OFFICE USE
Page 3
Battery Recycling and Disposal
Only use the appropriate battery specified for this product.
Do not re-use, recharge, or reheat an old battery.
Do not attempt to force open the battery.
Do not discard used batteries with regular trash.
Discard used batteries according to local regulations.
Safety Precautions
Always read the safety instructions carefully.
Keep this User's Manual for future reference.
All cautions and warnings on the equipment should be noted.
Keep this equipment away from humidity.
Lay this equipment on a reliable flat surface before setting it up.
Make sure the voltage of the power source and adjust properly 110/220V before connecting
the equipment to the power inlet.
Place the power cord in such a way that people cannot step on it.
Always unplug the power cord before inserting any add-on card or module.
If any of the following situations arises, get the equipment checked by authorized service
personnel:
The power cord or plug is damaged.
Liquid has penetrated into the equipment.
The equipment has been exposed to moisture.
The equipment has not worked well or you cannot get it work according to User's Manual.
The equipment has dropped and damaged.
The equipment has obvious sign of breakage.
Do not leave this equipment in an environment unconditioned or in a storage temperature
above 60°C (140°F). The equipment may be damaged.
Do not leave this equipment in direct sunlight.
Never pour any liquid into the opening. Liquid can cause damage or electrical shock.
Do not place anything over the power cord.
Do not cover the ventilation holes. The openings on the enclosure protect the equipment
from overheating
Page 4
EPIA
EPIA----M920
EPIAEPIA
Box Contents and Ordering Information
EPIA
EPIA----M920
M920----10E
EPIAEPIA
1 x EPIA-M920 mainboard (with VIA Eden™ X2 1.0 GHz processor)
1 x SATA cable
1 x I/O bracket
EPIA
EPIA----M920
EPIAEPIA
1 x EPIA-M920 mainboard (with VIA Eden™ X4 1.6 GHz processor)
1 x SATA cable
1 x I/O bracket
EPIA
EPIA----M920
EPIAEPIA
1 x EPIA-M920 mainboard (with VIA QuadCore 2.0 GHz processor)
1 x SATA cable
1 x I/O bracket
10E
M920M920
10E10E
M920----16QE
16QE
M920M920
16QE16QE
M920----20Q
20Q
M920M920
20Q20Q
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
iv
Page 5
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
Table of Contents
1.
1. Product Overview
Product Overview................................
1.1.
Product OverviewProduct Overview
1.1.
Key Features and Benefits........................................................................... 2
1.1.1. VIA QuadCore/VIA Eden™ X4/VIA Eden™ X2 Processor............... 2
1.1.2. VIA VX11H MSPIII Chipset.................................................................... 3
1.1.3. Modular Expansion Options................................................................. 3
1.2.
Product Specifications................................................................................. 4
1.3.
Layout Diagram ............................................................................................. 7
1.4.
Product Dimensions..................................................................................... 9
1.5.
Height Distribution..................................................................................... 10
2.
2. I/O Interface
I/O Interface................................
2.2.
I/O InterfaceI/O Interface
2.1.
External I/O Ports ....................................................................................... 12
2.1.1. PS/2 Port.................................................................................................. 13
2.1.2. HDMI® Port............................................................................................. 14
2.1.3. COM Connector.................................................................................... 15
2.1.4. RJ-45 LAN Port: Gigabit Ethernet ......................................................16
2.1.5. Audio Ports.............................................................................................17
2.1.6. VGA Connector..................................................................................... 18
2.1.7. USB 2.0 Port ........................................................................................... 19
2.1.8. USB 3.0 Port ........................................................................................... 20
2.2.
Onboard Connectors ................................................................................21
2.2.1. ATX Power Connector......................................................................... 21
2.2.2. LVDS Panel Connectors....................................................................... 22
2.2.3. LVDS Inverter Connector ....................................................................25
2.2.4. Digital I/O Pin Header.......................................................................... 27
2.2.5. External Thermal Resister Pin Header .............................................. 28
2.2.6. Front Panel Pin Header ........................................................................29
2.2.7. SMBus Pin Header................................................................................. 31
2.2.8. CPU and System Fan Connectors ...................................................... 32
2.2.9. SATA Connectors .................................................................................34
................................................................
................................................................
................................................................
................................................................
................................................................
................................................................
................................................................
................................................................
................................ 1111
................................................................
........................................
................................................................
User Manual
User ManualUser Manual
........ 12
12
................
1212
v
Page 6
EPIA
2.2.10. USB 2.0 Pin Headers............................................................................. 35
2.2.11. COM Pin Header for COM2~COM4 ................................................ 36
2.2.12. PS/2 Keyboard and Mouse Pin Header ............................................37
2.2.13. Front Audio Pin Header....................................................................... 38
2.2.14. SPI Address Select Pin Header ..........................................................39
2.2.15. SPI Pin Header .......................................................................................40
2.2.16. LPC Pin Header ...................................................................................... 41
2.2.17. SPDIF Connector ................................................................................... 42
2.2.18. CMOS Battery Slot................................................................................ 43
2.2.19. USB 3.0 Connector ............................................................................... 44
3.
3. Jumpers
Jumpers ................................
3.3.
JumpersJumpers
3.1.
3.2.
3.3.
3.4.
3.5.
3.6.
................................................................
................................................................
Clear CMOS Jumper.................................................................................. 47
SATA DOM Power Select Jumper ......................................................... 48
COM1 and COM2 Voltage Select Jumper........................................... 49
COM3 and COM4 Voltage Select Jumper........................................... 50
VDD Power Select ..................................................................................... 51
LVDS Jumper Settings ............................................................................... 52
................................................................
................................................................
...............................................
................................................................
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
............... 45
..............................
45
4545
4.
4. Expansion Slots
Expansion Slots................................
4.4.
Expansion SlotsExpansion Slots
4.1.
DDR3 Memory Slots ..................................................................................53
4.1.1. Installing a Memory Module .............................................................. 54
4.1.2. Removing a Memory Module............................................................. 55
4.1.3. PCI Express Slot .................................................................................... 56
5.
5. Hardware Installation
Hardware Installation ................................
5.5.
Hardware InstallationHardware Installation
5.1.
Installing into a Chassis............................................................................. 57
5.1.1. Suggested minimum chassis dimensions ......................................... 57
5.1.2. Suggested minimum chassis height................................................... 58
5.1.3. Suggested keepout areas .................................................................... 60
6.
6. BIOS Setup Utility
BIOS Setup Utility................................
6.6.
BIOS Setup UtilityBIOS Setup Utility
6.1.
Entering the BIOS Setup Utility............................................................... 61
................................................................
................................................................
................................................................
................................................................
................................................................
................................................................
................................................................
................................................................
........................................................
................................................................
..............................................................
................................................................
..................................
................................................................
........................ 57
................................................
.............................. 61
............................................................
.. 53
53
....
5353
57
5757
61
6161
vi
Page 7
EPIA
6.2.
Control Keys................................................................................................ 61
6.3.
Navigating the BIOS Menus ..................................................................... 62
6.4.
Getting Help................................................................................................ 62
6.5.
Main Menu ................................................................................................... 63
6.5.1. BIOS Information ................................................................................... 63
6.5.2. Memory Information ............................................................................. 63
6.5.3. System Language................................................................................... 63
6.5.4. System Date............................................................................................ 64
6.5.5. System Time ........................................................................................... 64
6.6.
Advanced Settings ..................................................................................... 65
6.6.1. ACPI Settings.......................................................................................... 66
6.6.2. S5 RTC Wake Settings .......................................................................... 67
6.6.3. CPU Information .................................................................................... 68
6.6.4. SATA Configuration.............................................................................. 69
6.6.5. F71869 Super IO Configuration ......................................................... 70
6.6.6. F71869 H/W Monitor ...........................................................................71
6.6.7. Clock Generator Configuration.......................................................... 72
6.6.8. On Board Configuration ......................................................................73
6.7.
Chipset Settings .......................................................................................... 75
6.7.1. DRAM Configuration ............................................................................76
6.7.2. Video Configuration ............................................................................. 79
6.7.3. UART Configuration.............................................................................. 81
6.7.4. PMU_ACPI Configuration ....................................................................82
6.7.5. HDAC Configuration ............................................................................ 84
6.7.6. SDIO_CR Configuration .......................................................................85
6.7.7. Others Configuration............................................................................ 87
6.8.
Boot Settings ............................................................................................... 88
6.8.1. Boot Configuration................................................................................ 88
6.8.2. Boot Option Priorities ..........................................................................89
6.8.3. Network Device BBS Priorities ...........................................................89
6.9.
Security Settings ......................................................................................... 90
6.9.1. Security Settings .................................................................................... 90
6.10. Save & Exit Options ................................................................................... 92
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
vii
Page 8
EPIA
6.10.1. Save Changes and Exit ......................................................................... 92
6.10.2. Discard Changes and Exit.................................................................... 92
6.10.3. Save Changes and Reset...................................................................... 92
6.10.4. Discard Changes and Reset................................................................. 93
6.10.5. Save Changes .........................................................................................93
6.10.6. Discard Changes....................................................................................93
6.10.7. VIA Networking Bootagent................................................................. 93
6.10.8. Launch EFI Shell from filesystem device ......................................... 93
7.
7. Driver Installation
Driver Installation................................
7.7.
Driver InstallationDriver Installation
7.1.
Microsoft Driver Support.......................................................................... 94
7.2.
Linux Driver Support.................................................................................. 94
Appendix A. Power Consumption Report
Appendix A. Power Consumption Report................................
Appendix A. Power Consumption ReportAppendix A. Power Consumption Report
A.1. EPIA-M920 Rev. 2 DVT ATX POWER ............................................................ 95
A.1.1. Playing DVD – Power DVD 5.0 ...............................................................95
A.1.2. Playing MP3-Media Player ........................................................................96
A.1.3. Running Network Application ................................................................. 96
A.1.4. IDLE................................................................................................................ 96
A.1.5. RUN Burn-in Test ........................................................................................ 97
A.1.6. S3.................................................................................................................... 97
A.1.7. S5.................................................................................................................... 98
A.1.8. EuP/ErP Enable S3 ......................................................................................98
A.1.9. EuP/ErP Enable S5 ......................................................................................99
................................................................
................................................................
...............................................................
................................................................
...............................................................
................................................................
EPIA----M920
M920 User Manual
M920 M920
User Manual
User ManualUser Manual
EPIAEPIA
............................... 94
..............................................................
............................... 95
..............................................................
94
9494
95
9595
viii
Page 9
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
Lists of Figures
Figure 1: Layout diagram of EPIA-M920 mainboard (top view) ............................. 7
Figure 2: Mounting holes and dimensions of the EPIA-M920 mainboard............ 9
Figure 3: External I/O port dimensions of the EPIA-M920 mainboard ................. 9
Figure 4: Height distribution of the EPIA-M920 mainboard (for fan model).......... 10
Figure 5: Height distribution of the EPIA-M920 mainboard (for fanless model)... 11
Figure 6: External I/O ports........................................................................................... 12
Figure 7: PS/2 port diagram........................................................................................... 13
Figure 8: HDMI® port diagram...................................................................................... 14
Figure 9: COM connector diagram.............................................................................. 15
Figure 10: Gigabit Ethernet port diagram ..................................................................16
Figure 11: Audio jack receptacle stack....................................................................... 17
Figure 12: VGA connector diagram.............................................................................18
Figure 13: USB 2.0 port diagram .................................................................................. 19
Figure 14: USB 3.0 port diagram .................................................................................. 20
Figure 15: ATX power connector diagram................................................................ 21
Figure 16: LVDS panel connector diagram................................................................ 22
Figure 17: LVDS Inverter connector diagram ............................................................ 25
Figure 18: Digital I/O pin header diagram ................................................................. 27
Figure 19: External Thermal Resister pin header diagram...................................... 28
Figure 20: Front panel pin header diagram ............................................................... 29
Figure 21: SMBus pin header diagram ........................................................................ 31
Figure 22: CPU and System fan connector diagrams............................................... 32
Figure 23: SATA connector diagrams ......................................................................... 34
Figure 24: USB 2.0 pin header diagrams ....................................................................35
Figure 25: COM pin header diagrams......................................................................... 36
Figure 26: PS/2 keyboard and mouse pin header diagram .................................... 37
Figure 27: Front audio pin header ...............................................................................38
Figure 28: SPI address select pin header diagram ................................................... 39
Figure 29: SPI pin header diagram ...............................................................................40
Figure 30: LPC pin header diagram .............................................................................41
Figure 31: SPDIF connector diagram ........................................................................... 42
ix
Page 10
EPIA
Figure 32: CMOS battery slot diagram ....................................................................... 43
Figure 33: USB 3.0 connector diagram ....................................................................... 44
Figure 34: Jumper settings example............................................................................ 45
Figure 35: CLEAR CMOS jumper diagram ................................................................. 47
Figure 36: SATA DOM voltage select jumper diagram.......................................... 48
Figure 37: COM1 and COM2 voltage select jumper diagram.............................. 49
Figure 38: COM3 and COM4 voltage select jumper diagram.............................. 50
Figure 39: VDD power select jumper diagram......................................................... 51
Figure 40: LVDS jumper diagrams................................................................................ 52
Figure 41: DDR3 memory slot diagrams ....................................................................53
Figure 42: Inserting the memory module................................................................... 54
Figure 43: Locking the memory module .................................................................... 54
Figure 44: Disengaging the SODIMM locking clips ................................................. 55
Figure 45: Removing the memory module ................................................................ 55
Figure 46: PCI Express slot diagram ............................................................................ 56
Figure 47: Suggested minimum chassis dimensions ................................................ 57
Figure 48: Suggested minimum internal chassis ceiling height (for fanless
model) ............................................................................................................................... 58
Figure 49: Suggested minimum internal chassis ceiling height (for fan model)59
Figure 50: Suggested keepout areas ........................................................................... 60
Figure 51: Illustration of the Main menu screen....................................................... 63
Figure 52: Illustration of the Advanced Settings screen......................................... 65
Figure 53: Illustration of the ACPI Settings screen .................................................. 66
Figure 54: Illustration of S5 RTC Wake Settings screen.......................................... 67
Figure 55: Illustration of CPU Information screen .................................................... 68
Figure 56: Illustration of SATA Configuration screen ............................................. 69
Figure 57: Illustration of F71869 Super IO Configuration screen......................... 70
Figure 58: Illustration of F71869 H/W Monitor screen ........................................... 71
Figure 59: Illustration of Clock Generator Configuration screen ......................... 72
Figure 60: Illustration of On Board Configuration screen...................................... 73
Figure 61: Illustration of Chipset Settings screen..................................................... 75
Figure 62: Illustration of DRAM Configuration screen ............................................ 76
Figure 63: Illustration of Video Configuration screen .............................................79
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
x
Page 11
EPIA
Figure 64: Illustration of UART Configuration screen .............................................81
Figure 65: Illustration of PMU_ACPI Configuration screenOther Control.......... 82
Figure 66: Illustration of Other Control screen........................................................ 82
Figure 67: Illustration of HDAC Configuration screen............................................ 84
Figure 68: Illustration of SDIO_CR Configuration screen....................................... 85
Figure 69: Illustration of Others Configuration screen ...........................................87
Figure 70: Illustration of Boot Settings screen.......................................................... 88
Figure 71: Illustration of Security Settings screen.................................................... 90
Figure 72: Illustration of Save & Exit Options screen .............................................92
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
xi
Page 12
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
Lists of Tables
Table 1: PS/2 port pinout ..............................................................................................13
Table 2: HDMI® port pinout ......................................................................................... 14
Table 3: COM connector pinout ................................................................................. 15
Table 4: Gigabit Ethernet port pinout ........................................................................16
Table 5: Gigabit Ethernet LED color definition ........................................................ 16
Table 6: Audio jack receptacle pinout....................................................................... 17
Table 7: VGA connector pinout .................................................................................. 18
Table 8: USB 2.0 port pinout........................................................................................ 19
Table 9: USB 3.0 port pinout........................................................................................ 20
Table 10: ATX power connector pinout ...................................................................21
Table 11: LVDS1 panel connector pinout ................................................................. 23
Table 12: LVDS2 panel connector pinout ................................................................. 24
Table 13: LVDS Inverter connector pinout................................................................ 26
Table 14: Digital I/O pin header pinout ....................................................................27
Table 15: External Thermal Resister pin header pinout ......................................... 28
Table 16: Front panel pin header pinout................................................................... 30
Table 17: SMBus pin header pinout............................................................................ 31
Table 18: CPU and System fan connector pinouts .................................................. 33
Table 19: SATA connector pinouts............................................................................. 34
Table 20: USB 2.0 pin header pinouts........................................................................ 35
Table 21: COM pin header pinout .............................................................................. 36
Table 22: PS/2 keyboard and mouse pin header pinout ........................................ 37
Table 23: Front audio pin header pinout................................................................... 38
Table 24: SPI address select pin header pinout....................................................... 39
Table 25: SPI pin header pinout ..................................................................................40
Table 26: LPC pin header pinout ................................................................................. 41
Table 27: SPDIF connector pinout ..............................................................................42
Table 28: CMOS battery slot pinout .......................................................................... 43
Table 29: USB 3.0 connector pinout........................................................................... 44
Table 30: CLEAR CMOS jumper settings ................................................................... 47
Table 31: SATA DOM voltage select jumper settings ........................................... 48
xii
Page 13
EPIA
Table 32: COM1 and COM2 voltage select jumper settings ...............................49
Table 33: COM3 and COM4 voltage select jumper settings ...............................50
Table 34: VDD power select pinout .......................................................................... 51
Table 35: LVDS jumper settings................................................................................... 52
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
xiii
Page 14
EPIA
1.
1. Product Overview
Product Overview
1.1.
Product OverviewProduct Overview
The VIA EPIA-M920 Mini-ITX mainboard is a high performance native x86
mainboard designed mainly for embedded, POS, Kiosk, ATM and digital media
application. It can also be used for various domain applications such as
desktop PC, industrial PC, etc. The mainboard is based on the VIA VX11H
MSPIII (Media System Processor) chipset that features the VIA Chrome™ 640
DX11 with 2D/3D graphics and video accelerators for rich digital media
performance.
The VIA EPIA-M920 includes a powerful, secure, and efficient VIA Eden™ X2 /
VIA QuadCore/VIA Eden™ X4 processor. The VIA Eden™ X2 processor
includes the VIA Padlock Security Engine, VIA CoolStream™ Architecture, VIA
StepAhead™ Technology Suite, and VIA TwinTurbo™ technology. Whereas
the VIA QuadCore/VIA Eden™ X4 processor includes the VIA AES Security
Engine, VIA CoolStream™ Architecture and VIA PowerSaver™ Technology.
The VIA EPIA-M920 has two 1333 MHz DDR3 SODIMM slots that support up
to 16 GB memory size. The VIA EPIA-M920 provides support for high fidelity
audio with its included VIA VT2021 High Definition Audio Codec. In addition
it supports two SATA 3Gb/s storage devices.
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
The VIA EPIA-M920 is compatible with a full range of Mini-ITX chassis as well
as FlexATX and MicroATX enclosures and power supplies. The VIA EPIA-
M920 is fully compatible with Microsoft® and Linux operating systems.
1
Page 15
EPIA
EPIA----M920
EPIAEPIA
1.1. Key Features and Benefits
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
1.1.1. VIA QuadCore/VIA Eden
™
X4/VIA Eden™ X2
Processor
The VIA QuadCore/VIA Eden™ X4 is a 64-bit superscalar x86 quad core
processor combine on two dies. It is based on advanced 28 nanometer
process technology packed into an ultra compact NanoBGA2 package
measuring 21 mm x 21 mm. The VIA QuadCore/VIA Eden™ X4 processor
delivers a superb performance on multi-tasking, multimedia playback,
productivity and internet browsing in a low power budget.
The VIA Eden™ X2 is a 64-bit superscalar x86 dual core processor based on a
40 nanometer process technology. Packed into an ultra compact NanoBGA2
package (measuring 21 mm x 21 mm), it delivers an energy-efficient yet
powerful performance, with cool and quiet operation.
Note:
Note:
Note:Note:
For Windows 7 and Windows Server 2008 R2 users only:
If encounter the issue such as the operating system recognize the VIA Dual-Core CPU as two processors
instead of one processor with two cores. Download and install the hotfix released by Microsoft to
address this issue. The downloadable hotfix is available at http://support.microsoft.com/kb/2502664
http://support.microsoft.com/kb/2502664
http://support.microsoft.com/kb/2502664http://support.microsoft.com/kb/2502664
VIA QuadCore, VIA Eden™ X4 and Eden™ X2 processors are ideal for
embedded system applications such as industrial PCs, test machines,
measuring equipment, digital signage, medical PCs, monitoring systems,
gaming machines, in-vehicle entertainment, etc.
2
Page 16
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
1.1.2. VIA VX11H MSPIII Chipset
The VIA VX11H is the fourth generation, highly integrated Media System
Processor which provides high quality digital video streaming and high
definition video playback. It features the VIA Chrome™ 640 DX11 2D/3D
graphics and video processor, High Definition video decoder and supports
DDR3 1333 controller and USB 3.0 interface.
The VIA VX11H offers superb-graphics performance, immersive visual
experience, and supports DirectX 11.0 that allows realistic 3D rendering and
increased visual acuity. It is also based on a highly sophisticated power
efficient architecture that enables such rich integration into a compact package.
1.1.3. Modular Expansion Options
The VIA EPIA-M920 ensures long-term usability with its support for industry
standard expansion options. Its support for legacy PCI expansion cards helps
to smooth and reduce the costs of transitioning to newer expansion
technologies. The VIA EPIA-M920 enables companies to slowly roll out
upgrades as necessary instead of having to replace everything all at once. This
ensures that companies using the EPIA-M920 obtain the maximum benefits
from its past investments in PCI expansion cards.
The VIA EPIA-M920 also includes a 4-Lane PCI Express 2.0 expansion slot that
provides protection against obsolescence.
3
Page 17
EPIA
EPIA----M920
EPIAEPIA
1.2. Product Specifications
Processor
Processor
ProcessorProcessor
VIA Eden™ X2 1.0 GHz processor (for EPIA-M920-10E SKU)-fanless
VIA Eden™ X4 1.6 GHz processor (for EPIA-M920-16QE SKU)-fanless
VIA QuadCore 2.0 GHz processor (for EPIA-M920-20Q SKU)-fan
Chipset
Chipset
ChipsetChipset
VIA VX11H MSPIII 33 mm x 33 mm
System Memory
System Memory
System MemorySystem Memory
2 x DDR3 1333 SODIMM
Supports up to 16 GB memory size
Note:
Note:
Note:Note:
The real memory size may show less than 16GB due to some capacity are used for BIOS or other
functions.
Graphics
Graphics
GraphicsGraphics
Integrated VIA Chrome™ 640 HD DX11 3D/2D graphics with MPEG2, WMV9/VC1,
H.264 decoding acceleration
On
Onboard Peripherals
board Peripherals
OnOn
board Peripheralsboard Peripherals
Serial ATA
Serial ATA
Serial ATASerial ATA
2 x SATA connectors
Onboard LAN
Onboard LAN
Onboard LANOnboard LAN
Realtek-RTL8111G Gigabit Ethernet Controller (for EPIA-M920-16QE & EPIA-
M920-20Q)
VT6130 (for EPIA-M920-10E)
Onboard Audio
Onboard Audio
Onboard AudioOnboard Audio
VIA VT2021 High Definition Audio Codec
Onboard Super I/O
Onboard Super I/O
Onboard Super I/OOnboard Super I/O
Fintek F71869E
Onboard I/O Connectors
Onboard I/O Connectors
Onboard I/O ConnectorsOnboard I/O Connectors
2 x USB 2.0 pin headers for 4 ports
1 x USB 3.0 pin header for 1 port
2 x SATA connectors
2 x SATA DOM Power selectors
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
4
Page 18
EPIA
1 x Dual channel 18/24-bit LVDS (DVP, VT1636)
1 x Single channel 18/24-bit LVDS (VX11H internal)
2 x Backlight control connectors for inverter power and brightness control
1 x Front audio pin header (Line-out/Mic-in)
1 x PS/2 keyboard/mouse pin header
3 x RS-232 pin header (2 from VX11H, configurable 5V/12V)
1 x LPC pin header
1 x SMBus pin header
1 x S/PDIF Out connector
1 x Digital I/O pin headers (GPI x 4, GPO x 4)
1 x Front panel pin header
2 x Smart Fan pin headers for CPU and System
1 x ATX power connector
1 x PCIex4 slot
1 x SD card (SDHC/SDXC)
1 x SPI
1 x Clear CMOS
EPIA----M920
EPIAEPIA
Back Panel I/O
Back Panel I/O
Back Panel I/OBack Panel I/O
2 x USB 3.0 ports
2 x USB 2.0 ports
2 x HDMI ports
1 x VGA ports
1 x COM (powered with selectable 5V/12V)
2 x Gigabit Ethernet ports
3 x Audio jacks: Line-in, Line-out, and Mic-in
2 x PS/2 keyboard/mouse ports
I/O Bracket
I/O Bracket
I/O BracketI/O Bracket
Standard
BIOS
BIOS
BIOSBIOS
AMI Aptio UEFI BIOS, 4MB Flash memory
Operating System
Operating System
Operating SystemOperating System
Windows 8.1/8/7
Windows Embedded Standard 7
Windows Embedded POSReady 7
Linux
Power
Power
PowerPower
ATX Power connector
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
5
Page 19
EPIA
EPIA----M920
EPIAEPIA
System Monitoring & Management
System Monitoring & Management
System Monitoring & ManagementSystem Monitoring & Management
Wake-on-LAN
Keyboard Power-on
Timer Power-on
System power management
AC power failure recovery
Watch Dog Timer
Operating C
Operating Conditions
Operating COperating C
onditions
onditionsonditions
Operating Temperature
Operating Temperature
Operating TemperatureOperating Temperature
0°C up to 60°C
Operating Humidity
Operating Humidity
Operating HumidityOperating Humidity
0% ~ 95% (relative humidity; non-condensing)
Form Factor
Form Factor
Form FactorForm Factor
Mini-ITX (8-layer)
17 cm x 17 cm
Compliance
Compliance
ComplianceCompliance
CE
FCC
Note:
Note:
Note:Note:
As the operating temperature provided in the specifications is a result of the test performed in VIA’s
chamber, a number of variables can influence this result. Please note that the working temperature may
vary depending on the actual situation and environment. It is highly suggested to execute a solid
testing and take all the variables into consideration when building the system. Please ensure that the
system runs well under the operating temperature in terms of application.
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
6
Page 20
EPIA
EPIA----M920
EPIAEPIA
1.3. Layout Diagram
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
Figure
Figure 1111: Layout diagram of EPIA
: Layout diagram of EPIA----M920 mainboard (top view
Figure Figure
: Layout diagram of EPIA: Layout diagram of EPIA
M920 mainboard (top view))))
M920 mainboard (top viewM920 mainboard (top view
7
Page 21
EPIA
Item
Item Description
Description
ItemItem
DescriptionDescription
1 PS/2 keyboard and mouse pin header (JKBMS)
2 SMBus pin header (SMBUS1)
3 Digital I/O pin headers (DIO1)
4 VDD Power Select jumper (J9)
5 COM4 pin header
6 Front panel pin header (F_PANEL)
7 LVDS1 power select jumper (J14)
8 LVDS2 power select jumper (J15)
9 LVDS inverter connectors (INVERTER2)
10 LVDS inverter connectors (INVERTER1)
11 LVDS connectors (LVDS2)
12 LVDS connectors (LVDS1)
13 COM3 pin header
14 LPC pin header (LPC1)
15 System fan connector (SYSFAN)
16 VIA VX11H chipset
17 Memory slots (SODIMM2)
18 Memory slots (SODIMM1)
19 ATX power supply connector (ATX_POWER2)
20 CPU fan Connector (CPUFAN)
21 VIA CPU
22 USB pin header (USB_1)
23 USB pin header (USB_2)
24 PCIE x4 slot
25 Front audio pin header (F_AUDIO1)
26 SPDIF connector (SPDIF1)
27 SATA connector (SATA1)
28 SATA connector (SATA2)
29 SATA DOM power select jumper (J12)
30 Clear CMOS jumper (J10)
31 CMOS battery socket (BAT1)
32 USB 3.0 Connector (J8)
33 COM3 and COM4 Voltage Select Jumper (J13)
34 COM1 and COM2 Voltage Select Jumper (J11)
35 External Thermal Resister jumper (J7)
36 SPI1 pin header
37 SPI Address Select jumper (J6)
38 COM2 pin header
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
8
Page 22
EPIA
EPIA----M920
EPIAEPIA
1.4. Product Dimensions
Figure
Figure 2222: Mounting holes and dimension
: Mounting holes and dimensions of the EPIA
Figure Figure
: Mounting holes and dimension: Mounting holes and dimension
s of the EPIA----M920 mainboard
s of the EPIAs of the EPIA
M920 mainboard
M920 mainboardM920 mainboard
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
Unit: mm
Figure
Figure 3333: External I/O port dimensions of the EPIA
: External I/O port dimensions of the EPIA----M920 mainboard
Figure Figure
: External I/O port dimensions of the EPIA: External I/O port dimensions of the EPIA
M920 mainboard
M920 mainboardM920 mainboard
9
Page 23
EPIA
EPIA----M920
EPIAEPIA
1.5. Height Distribution
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
Figure
Figure 4444:
: Height distribution of the EPIA
Figure Figure
Height distribution of the EPIA----M920 mainboard
: :
Height distribution of the EPIAHeight distribution of the EPIA
M920 mainboard (for fan model)
M920 mainboardM920 mainboard
(for fan model)
(for fan model)(for fan model)
10
Page 24
EPIA
EPIA----M920
EPIAEPIA
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
Figure
Figure 5555:
: Height distribution of the EPIA
Figure Figure
Height distribution of the EPIA----M920 mainboard (for fanless model)
: :
Height distribution of the EPIAHeight distribution of the EPIA
M920 mainboard (for fanless model)
M920 mainboard (for fanless model)M920 mainboard (for fanless model)
Note:
Note:
Note:Note:
All other heights are under 21.00 mm.
11
Page 25
EPIA
2.
2. I/O Interface
I/O Interface
2.2.
I/O InterfaceI/O Interface
The VIA EPIA-M920 has a wide selection of interfaces integrated into the
board. It includes a selection of frequently used ports as part of the external
I/O coastline.
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.1. External I/O Ports
Figure
Figure 6666: External I/O ports
: External I/O ports
Figure Figure
: External I/O ports: External I/O ports
Item
Item Description
Description
ItemItem
DescriptionDescription
1 PS/2 mouse port
2 HDMI1 port
3 HDMI2 port
4 COM1 port
5 Gigabit Ethernet ports
6 Line-in 3.5 mm TRS jack
7 Line-out 3.5 mm TRS jack
8 PS/2 keyboard port
9 VGA port
10 USB 3.0 ports
11 USB 2.0 ports
12 Microphone 3.5 mm TRS jack
12
Page 26
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.1.1. PS/2 Port
The mainboard has two integrated PS/2 ports for keyboard and mouse. Each
port is using the 6-pin Mini-DIN connector. The color purple is used for a PS/2
keyboard while the color green is used for a PS/2 mouse. The pinout of the
PS/2 port are shown below.
Figure
Figure 7777: PS/2 port diagram
: PS/2 port diagram
Figure Figure
: PS/2 port diagram: PS/2 port diagram
Pin
Pin Signal
Signal
PinPin
SignalSignal
1 Data
2 NC
3 Ground
4 +5V
5 Clock
6 NC
Table
Table 1111: PS/2 port pinout
: PS/2 port pinout
Table Table
: PS/2 port pinout: PS/2 port pinout
13
Page 27
EPIA
EPIA----M920
EPIAEPIA
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
2.1.2. HDMI
®
Port
The integrated 19-pin HDMI® port uses an HDMI® Type A receptacle
®
connector as defined in the HDMI
specification. The HDMI® (High Definition
Multimedia Interface) port is for connecting the high definition video and
digital audio. It allows you to connect the digital video devices which utilize a
high definition video signal. The pinout of the HDMI
®
port is shown below.
: HDMI
: HDMI: HDMI
®®®®
p
port diagram
ort diagram
p p
ort diagramort diagram
Figure
Figure 8888: HDMI
Figure Figure
Pin
Pin
Signal
Table
Table 2222: HDMI
: HDMI
Table Table
: HDMI: HDMI
Signal Pin
PinPin
SignalSignal
1 TX2+ 2 Ground
3 TX2- 4 TX1+
5 Ground 6 TX1-
7 TX0+ 8 Ground
9 TX0- 10 TXC+
11 Ground 12 TXC-
13 key 14 key
15 DDCSCL 16 DDCSDA
17 Ground 18 +5V
19 Hot Plug Detect
®®®®
port
port pinout
pinout
port port
pinout pinout
Pin
PinPin
Signal
Signal
SignalSignal
14
Page 28
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.1.3. COM Connector
The integrated 9-pin COM connector uses a male DE-9 connector. The COM
(COM1) connector supports the RS-232 standard. The pinout of the COM
connector is shown below.
Figure
Figure 9999: COM connector diagram
: COM connector diagram
Figure Figure
: COM connector diagram: COM connector diagram
Pin
Pin
Si
Signal
gnal Pin
PinPin
SiSi
gnalgnal
1 DCD 6 DSR
2 RxD 7 RTS
3 TxD 8 CTS
4 DTR 9 RI
5 Ground
Table
Table 3333: COM connector pinout
: COM connector pinout
Table Table
: COM connector pinout: COM connector pinout
Pin
PinPin
Signal
Signal
SignalSignal
15
Page 29
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.1.4. RJ-45 LAN Port: Gigabit Ethernet
The integrated 8-pin Gigabit Ethernet port is using an 8 Position 8 Contact
(8P8C) receptacle connector (commonly referred to as RJ-45). The pinout of
the Gigabit Ethernet port is shown below.
Figure
Figure 10
10: Gigabit Ethernet port diagram
Figure Figure
Table
Table 4444: Gigabit Ethernet port pinout
Table Table
: Gigabit Ethernet port diagram
1010
: Gigabit Ethernet port diagram: Gigabit Ethernet port diagram
Pin
Pin Signal
Signal
PinPin
SignalSignal
1 Signal pair 1+
2 Signal pair 1-
3 Signal pair 2+
4 Signal pair 3+
5 Signal pair 3-
6 Signal pair 2-
7 Signal pair 4+
8 Signal pair 4-
: Gigabit Ethernet port pinout
: Gigabit Ethernet port pinout: Gigabit Ethernet port pinout
There are two RJ-45 ports and each port has two individual LED indicators
located on the front side to show its Active/Link status and Speed status.
Active LED
(Left LED on RJ
(Left LED on RJ----45 connector)
(Left LED on RJ(Left LED on RJ
Link Off Off Off
Speed_10Mbit Flash in Green color Off
Speed_100Mbit Flash in Green color The LED is always On in Green color
Speed_1000Mbit
Table
Table 5555: Gigabit Ethernet LED color definition
: Gigabit Ethernet LED color definition
Table Table
: Gigabit Ethernet LED color definition: Gigabit Ethernet LED color definition
16
Active LED
Active LEDActive LED
45 connector)
45 connector)45 connector)
Flash in Green color The LED is always On in Orange color
(Right LED on RJ
(Right LED on RJ----45 connector)
(Right LED on RJ(Right LED on RJ
Link LED
Link LED
Link LEDLink LED
45 connector)
45 connector)45 connector)
Page 30
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.1.5. Audio Ports
There are three audio jack receptacles integrated into a single stack on the I/O
coastline. Each receptacle can fit a 3.5 mm Tip Ring Sleeve (TRS) connector to
enable connections to Line-in, Line-out, and Mic-in.
Figure
Figure 11
11: Audio jack receptacle stack
Figure Figure
Table
Table 6666: Audio jack receptacle pinout
Table Table
: Audio jack receptacle stack
1111
: Audio jack receptacle stack: Audio jack receptacle stack
Wiring
Wiring Line
WiringWiring
Tip Left channel in Left channel Left channel
Ring Right channel in Right channel Right channel
Sleeve Ground Ground Ground
: Audio jack receptacle pinout
: Audio jack receptacle pinout: Audio jack receptacle pinout
Line----in
in Line
LineLine
inin
Line----out
out Mic
LineLine
outout
Mic----in
MicMic
in
inin
17
Page 31
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.1.6. VGA Connector
The integrated 15-pin VGA connector uses a female DE-15 connector. The
VGA connector is for connecting to analog displays. The pinout of the VGA
connector is shown below.
Figure
Figure 12
12: VGA connector diagram
Figure Figure
Table
Table 7777: VGA connector pinout
Table Table
: VGA connector diagram
1212
: VGA connector diagram: VGA connector diagram
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 Red
2 Green
3 Blue
4 NC
5 Ground
6 Ground
7 Ground
8 Ground
9 +5V
10 NC
11 NC
12 SDA
13 HSync
14 VSync
15 SCL
: VGA connector pinout
: VGA connector pinout: VGA connector pinout
18
Page 32
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.1.7. USB 2.0 Port
There are two integrated USB 2.0 ports in EPIA-M920 mainboard. The USB 2.0
interface port gives complete Plug and Play and hot swap capability for
external devices and it complies with USB UHCI, rev. 2.0. Each USB port is
using the USB Type A receptacle connector. The pinout of the typical USB 2.0
port is shown below.
Figure
Figure 13
13: USB 2.0 port diagram
Figure Figure
Table
Table 8888: USB 2.0 port pinout
Table Table
: USB 2.0 port diagram
1313
: USB 2.0 port diagram: USB 2.0 port diagram
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 +5VSUS
2 Data-
3 Data+
4 Ground
: USB 2.0 port pinout
: USB 2.0 port pinout: USB 2.0 port pinout
19
Page 33
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.1.8. USB 3.0 Port
The EPIA-M920 mainboard provides two USB 3.0 ports, also known as
SuperSpeed USB. The USB 3.0 port has a maximum data transfer rate up to 5
Gbps and offers a backwards compatible with previous USB 2.0 specifications.
The USB 3.0 port is using the USB Type-A receptacle connector. The pinout of
the typical USB 3.0 port is shown below.
Figure
Figure 14
14: USB 3.0 port diagram
Figure Figure
Table
Table 9999: USB 3.0 port pinout
Table Table
: USB 3.0 port diagram
1414
: USB 3.0 port diagram: USB 3.0 port diagram
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 +5V
2 Data-
3 Data+
4 Ground
5 Rx-
6 Rx+
7 Ground
8 Tx-
9 Tx+
: USB 3.0 port pinout
: USB 3.0 port pinout: USB 3.0 port pinout
20
Page 34
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2. Onboard Connectors
2.2.1. ATX Power Connector
The mainboard has a 20-pin ATX power connector onboard. The ATX power
connector is labeled as “ATX_POWER1”. The pinout of the ATX power
connector is shown below.
Figure
Figure 15
15: ATX power connector diagram
Figure Figure
Table
Table 10
Table Table
21
: ATX power connector diagram
1515
: ATX power connector diagram: ATX power connector diagram
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 +3.3V 11 +3.3V
2 +3.3V 12 -12V
3 Ground 13 Ground
4 +5V 14 PS_ON
5 Ground 15 Ground
6 +5V 16 Ground
7 Ground 17 Ground
8 PW-OK 18 -5V
9 +5VSUS 19 +5V
10 +12V 20 +5V
10: ATX power connector pinout
: ATX power connector pinout
1010
: ATX power connector pinout: ATX power connector pinout
Pin
PinPin
Signal
Signal
SignalSignal
Page 35
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.2. LVDS Panel Connectors
The mainboard has two LVDS panel connectors: LVDS1 and LVDS2. LVDS1
connector is controlled by VIA VX11H chipset while the LVDS2 connector is
controlled by VT1636 LVDS transmitter.
Figure
Figure 16
16: LVDS panel connector diagram
Figure Figure
: LVDS panel connector diagram
1616
: LVDS panel connector diagram: LVDS panel connector diagram
22
Page 36
EPIA
EPIA----M920
EPIAEPIA
Pin
Pin
Signal
Table
Table 11
11: LVDS1
Table Table
1111
PinPin
M1 GND
2 PVDD1 1 NC
4 PVDD1 3 NC
6 GND 5 GND
8 GND 7 NC
10 -LD1C0 9 NC
12 +LD1C0 11 GND
14 GND 13 NC
16 -LD1C1 15 NC
18 +LD1C1 17 GND
20 GND 19 NC
22 -LD1C2 21 NC
24 + LD1C2 23 GND
26 GND 25 NC
28 -LCLK1 27 NC
30 + LCLK1 29 NC
32 GND 31 GND
34 -LD1C3 33 NC
36 + LD1C3 35 NC
38 LVDSPCLK 37 NC
40 LPDSPD 39 NC
: LVDS1 panel
panel connector
: LVDS1: LVDS1
panel panel
Signal Pin
SignalSignal
connector pinout
connector connector
pinout
pinoutpinout
Pin
PinPin
Signal
Signal
SignalSignal
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
23
Page 37
EPIA
EPIA----M920
EPIAEPIA
Pin
Pin
Signal
Table
Table 12
12: LVDS
Table Table
1212
: LVDS2
: LVDS: LVDS
Signal Pin
PinPin
SignalSignal
M1 GND
2 PVDD2 1 -A4_L
4 PVDD2 3 A4_L
6 GND 5 GND
8 GND 7 -A5_L
10 -A0_L 9 A5_L
12 A0_L 11 GND
14 GND 13 -A6_L
16 -A1_L 15 A6_L
18 A1_L 17 GND
20 GND 19 -CLK2_L
22 -A2_L 21 CLK2_L
24 A2_L 23 GND
26 GND 25 -A7_L
28 -CLK1_L 27 A7_L
30 CLK1_L 29 NC
32 GND 31 NC
34 -A3_L 33 NC
36 A3_L 35 NC
38 DVPSPCLK 37 NC
40 DVPSPD 39 NC
2 panel
panel connector
2 2
panel panel
connector pinout
connector connector
pinout
pinoutpinout
Pin
PinPin
Signal
Signal
SignalSignal
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
24
Page 38
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.3. LVDS Inverter Connector
The mainboard has two inverters for controlling the LVDS panel backlight and
brightness. INVERTER1 corresponds to the LVDS1 panel connector.
INVERTER2 corresponds to the LVDS2 panel connector.
Figure
Figure 17
17: LVDS Inverter connector diagram
Figure Figure
25
: LVDS Inverter connector diagram
1717
: LVDS Inverter connector diagram: LVDS Inverter connector diagram
Inverte
Inverter 1
r 1
InverteInverte
r 1r 1
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 INV1_12 1 IVDD2
2 INV1_12 2 IVDD2
3 BLON1 3 BAKLITE
4 VX11PWM_CTL1 4 VX11PWM_CTL2
5 BLON1 5 BAKLITE
6 BRIGHTNESS1_CTL1 6 BRIGHTNESS2_CTL2
Pin
PinPin
Inverter 2
Inverter 2
Inverter 2Inverter 2
Signal
Signal
SignalSignal
Page 39
EPIA
7 GND 7 GND
8 GND 8 GND
Table
Table 13
13:
: LLLLVDS Inverter connector pinout
Table Table
VDS Inverter connector pinout
1313
: :
VDS Inverter connector pinoutVDS Inverter connector pinout
EPIA----M920
EPIAEPIA
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
26
Page 40
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.4. Digital I/O Pin Header
The mainboard includes one Digital I/O pin header that supports four GPO
and four GPI pins.
Figure
Figure 18
18: Digital I/O pin header diagram
Figure Figure
Table
Table 14
Table Table
27
: Digital I/O pin header diagram
1818
: Digital I/O pin header diagram: Digital I/O pin header diagram
Pin
Pin
PinPin
1 5V_DIO 2 12V_DIO
3 GPO_37 4 GPI_53
5 GPO_36 6 GPI_52
7 GPO_35 8 GPI_51
9 GPO_34 10 GPI_50
11 GND
14:
: Digital I/O pin header pinout
Digital I/O pin header pinout
1414
: :
Digital I/O pin header pinoutDigital I/O pin header pinout
DIO
DIO 1111
DIO DIO
Signal
Signal Pin
SignalSignal
Pin
PinPin
Signal
Signal
SignalSignal
Page 41
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.5. External Thermal Resister Pin Header
The mainboard supports a pin header (3-pin) that allows the connection of a
temperature sensor cable for detecting the system’s internal air temperature.
The temperature reading can be seen in the BIOS Setup Utility. The pin header
is labeled as “J7”. The pinout of the temperature sensor pin header is shown
below.
Figure
Figure 19
19: External Thermal Resister pin header diagram
Figure Figure
: External Thermal Resister pin header diagram
1919
: External Thermal Resister pin header diagram: External Thermal Resister pin header diagram
J7
J7
J7J7
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 TMPIN2
2 TMPIN2
3 HWMGND
Table
Table 15
15: External Thermal Resister pin header pinout
: External Thermal Resister pin header pinout
Table Table
1515
: External Thermal Resister pin header pinout: External Thermal Resister pin header pinout
28
Page 42
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.6. Front Panel Pin Header
The Front panel pin header consists of 15 pins in a 16-pin block. Pin 15 is
keyed. The front panel pin header is labeled as “F_PANEL1”. It provides access
to system LEDs, power, reset, system speaker and HDD LED. The pinout of the
front panel pin header is shown below.
Fi
Figure
gure 20
20: Front panel pin header diagram
FiFi
: Front panel pin header diagram
gure gure
2020
: Front panel pin header diagram: Front panel pin header diagram
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 +5VDUAL 2 +3.3V
3 +5VDUAL 4 SATA_LED
5 PWR_LED 6 PWR_BTN
7 +5V 8 Ground
9 NC 10 -RST_SW
11 NC 12 Ground
29
Pin
PinPin
Signal
Signal
SignalSignal
Page 43
EPIA
13 SPEAK 14 +5V
15
Table
Table 16
16: Front panel pin header pinout
: Front panel pin header pinout
Table Table
1616
: Front panel pin header pinout: Front panel pin header pinout
—
16
-SLEEPLED
EPIA----M920
EPIAEPIA
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
30
Page 44
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.7. SMBus Pin Header
The SMBus pin header consists of three pins that allow connecting the SMBus
devices. Devices communicate with a SMBus host and/or other SMBus devices
using the SMBus interface. It is labeled as “SMBUS”. The pinout of the SMBus
pin header is shown below.
Figure
Figure 21
21: SMBus pin header diagram
Figure Figure
: SMBus pin header diagram
2121
: SMBus pin header diagram: SMBus pin header diagram
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 SMBCK
2 SMBDT
3 Ground
Table
Table 17
17: SMBus pin header pinout
: SMBus pin header pinout
Table Table
1717
: SMBus pin header pinout: SMBus pin header pinout
31
Page 45
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.8. CPU and System Fan Connectors
There are two fan connectors on board: one for the CPU and one for the
chassis. The fan connector for the CPU is labeled as “CPUFAN1” and the fan
connector for the system is labeled as “SYSFAN1”. The fans provide variable
fan speeds controlled by the BIOS. The pinout of the fan connectors is shown
below.
Figure
Figure 22
22: CPU and System fan connector diagrams
Figure Figure
: CPU and System fan connector diagrams
2222
: CPU and System fan connector diagrams: CPU and System fan connector diagrams
CPU fan (CPUFAN1)
CPU fan (CPUFAN1)
CPU fan (CPUFAN1)CPU fan (CPUFAN1)
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 F_I01
2 F_PWM1
3 Ground
32
Page 46
EPIA
EPIA----M920
EPIAEPIA
System fan (SYSFAN1)
System fan (SYSFAN1)
System fan (SYSFAN1)System fan (SYSFAN1)
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 F_I02
2 F_PWM2
3 Ground
Table
Table 18
18: CPU and System fan connector pinouts
: CPU and System fan connector pinouts
Table Table
1818
: CPU and System fan connector pinouts: CPU and System fan connector pinouts
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
33
Page 47
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.9. SATA Connectors
The two SATA connectors on board can support up to 3 Gb/s transfer speeds.
The SATA connectors are labeled as “SATA1” and “SATA2”. The pinout of the
SATA connectors are shown below.
Figure
Figure 23
23: SATA connector diagrams
Figure Figure
Table
Table 19
Table Table
: SATA connector diagrams
2323
: SATA connector diagrams: SATA connector diagrams
SATA1
SATA1 SATA2
SATA1SATA1
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 Ground 1 Ground
2 STXP_0 2 STXP_1
3 STXN_0 3 STXN_1
4 Ground 4 Ground
5 SRXN_0 5 SRXN_1
6 SRXP_0 6 SRXP_1
7 SATA1_+5V 7 SATA2_+5V
19: SATA connector pinouts
: SATA connector pinouts
1919
: SATA connector pinouts: SATA connector pinouts
Pin
PinPin
SATA2
SATA2SATA2
Signal
Signal
SignalSignal
Note:
Note:
Note:Note:
If users want to use the SATA Disk-on-Module flash drive on the board, please use the SATA2 connector.
34
Page 48
EPIA
7
7
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.10. USB 2.0 Pin Headers
The mainboard has two USB 2.0 pin header blocks that support up to four USB
2.0 ports. The pin header blocks are labeled as “USB_1”and “USB_2. The
pinout of the USB 2.0 pin headers are shown below.
Figure
Figure 24
24: USB 2.0 pin header diagrams
Figure Figure
: USB 2.0 pin header diagrams
2424
: USB 2.0 pin header diagrams: USB 2.0 pin header diagrams
USB_
USB_1111
USB_USB_
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 +5CDUAL 2 +5CDUAL
3 USBD_T1- 4 USBD_T0-
5 USBD_T1+ 6 USBD_T0+
Ground 8 Ground
9 — 10 Ground
Pin
PinPin
Signal
Signal
SignalSignal
USB_
USB_2222
USB_USB_
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 +5CDUAL 2 +5CDUAL
3 USBD_T3- 4 USBD_T2-
5 USBD_T3+ 6 USBD_T2+
Ground 8 Ground
9 — 10 Ground
Table
Table 20
20: USB 2.0 pin header pinouts
: USB 2.0 pin header pinouts
Table Table
2020
: USB 2.0 pin header pinouts: USB 2.0 pin header pinouts
35
Pin
PinPin
Signal
Signal
SignalSignal
Page 49
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.11. COM Pin Header for COM2~COM4
There are a total of three COM pin headers on the mainboard. Each COM pin
header supports the RS-232 standard. The pin headers are labeled as “COM2”,
“COM3”, and “COM4”. All of the COM pin headers can support +5V or +12V.
The pinout of the COM pin headers are shown below.
Figure
Figure 25
25: COM pin header diagrams
Figure Figure
Table
Table 21
Table Table
36
: COM pin header diagrams
2525
: COM pin header diagrams: COM pin header diagrams
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 COM_DCD 2 COM_RXD
3 COM_TXD 4 COM_DTR
5 Ground 6 COM_DSR
7 COM_RTS 8 COM_CTS
9 COM_RI 10 —
21: COM pin header pinout
: COM pin header pinout
2121
: COM pin header pinout: COM pin header pinout
Pin
PinPin
Signal
Signal
SignalSignal
Page 50
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.12. PS/2 Keyboard and Mouse Pin Header
The mainboard has a pin header for a PS/2 keyboard and mouse. The pin
header is labeled as “JKBMS”. The pinout of the pin header is shown below.
Figu
Figure
re 26
26: PS/2 keyboard and mouse pin header diagram
FiguFigu
Table
Table 22
Table Table
: PS/2 keyboard and mouse pin header diagram
re re
2626
: PS/2 keyboard and mouse pin header diagram: PS/2 keyboard and mouse pin header diagram
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 VCCE 2 Ground
3 KBCK 4 KBDT
5 EKBCLK 6 EKBDATA
7 MSCK 8 MSDT
9 EMSCLK 10 EMSDATA
22: PS/2 keyboard and mouse pin header p
: PS/2 keyboard and mouse pin header pinout
2222
: PS/2 keyboard and mouse pin header p: PS/2 keyboard and mouse pin header p
Pin
PinPin
inout
inoutinout
Signal
Signal
SignalSignal
Note:
Note:
Note:Note:
When the pin header is not in use, please short pin 3&5, pin 4&6, pin 7&9 and pin 8&10.
37
Page 51
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.13. Front Audio Pin Header
In addition to the TRS audio jacks on the external I/O coastline, the mainboard
has a pin header for Line-out and Mic-in. The pin header is labeled as
“F_AUDIO1”. The pinout of the pin header is shown below.
Figure
Figure 27
27: Front audio pin header
Figure Figure
: Front audio pin header
2727
: Front audio pin header: Front audio pin header
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 MIC2IN_L 2 AGND
3 MIC2IN_R 4 AGND
5 HPOUTR 6 MIC2_JD
7 F_AUDIO_SENSE 8 —
9 HPOUTL 10 HPOUT_JD
Table
Table 23
23: Front audio pin header pinout
: Front audio pin header pinout
Table Table
2323
: Front audio pin header pinout: Front audio pin header pinout
38
Pin
PinPin
Signal
Signal
SignalSignal
Page 52
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.14. SPI Address Select Pin Header
The connector is labeled as “J6”. The pinout of the SPI address select pin
header is shown below.
Figure
Figure 28
28: SPI address sel
Figure Figure
: SPI address select pin header diagram
2828
: SPI address sel: SPI address sel
ect pin header diagram
ect pin header diagramect pin header diagram
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 MSPISS0
2 MSPISA
3 MSPISS1
Table
Table 24
24: SPI address select pin header pinout
: SPI address select pin header pinout
Table Table
2424
: SPI address select pin header pinout: SPI address select pin header pinout
39
Page 53
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.15. SPI Pin Header
The mainboard has one 8-pin SPI pin header. The SPI (Serial Peripheral
Interface) pin-header is used to connect to the SPI BIOS programming fixture.
The pin header is labeled as “SPI1”. The pinout of the pin header is shown
below.
Figure
Figure 29
29: SPI pin header diagram
Figure Figure
Table
Table 25
Table Table
: SPI pin header diagram
2929
: SPI pin header diagram: SPI pin header diagram
Pin
Pin
PinPin
1 SPIVCC 2 Ground
3 MSPISA 4 MSPICLK
5 MSPIDI 6 MSPIDO
7 — 8 -PCIRST
25: SPI pin header pinout
: SPI pin header pinout
2525
: SPI pin header pinout: SPI pin header pinout
Signal
Signal Pin
SignalSignal
Pin
PinPin
Signal
Signal
SignalSignal
40
Page 54
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.16. LPC Pin Header
The mainboard has one LPC pin header for connecting LPC devices. The pin
header is labeled as “LPC”. The pinout of the pin header is shown below.
FFFFigure
igure 30
30: LPC pin header diagram
: LPC pin header diagram
igure igure
3030
: LPC pin header diagram: LPC pin header diagram
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 LPCAD1 2 LPC33CLK
3 -LPCRST 4 Ground
5 LPCAD0 6 LPC48CLK
7 LPCAD2 8 -LPCFRAME
9 SERIRQ 10 LPCAD3
11 -LPCDRQ1 12 -EXTSMI
13 +5V 14 +3.3V
15 +5V 16 +3.3V
17 Ground 18 Ground
19 Ground
Table
Table 26
26: LPC pin header pinout
: LPC pin header pinout
Table Table
2626
: LPC pin header pinout: LPC pin header pinout
41
Pin
PinPin
Signal
Signal
SignalSignal
Page 55
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.17. SPDIF Connector
The mainboard has one 3-pin SPDIF (Sony Philips Digital Interface) connector.
The SPDIF output provides digital audio to external speakers or compressed
AC3 data to an external Dolby Digital Decoder. The connector is labeled as
“SPDIF”. The pinout of the connector is shown below.
Figure
Figure 31
31: SPDIF connector diagram
Figure Figure
: SPDIF connector diagram
3131
: SPDIF connector diagram: SPDIF connector diagram
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 +5V
2 SPDIFO
3 GND
Table
Table 27
27: SPD
: SPDIF connector pinout
Table Table
IF connector pinout
2727
: SPD: SPD
IF connector pinoutIF connector pinout
42
Page 56
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.18. CMOS Battery Slot
The mainboard is equipped with a CMOS battery slot, which is compatible
with CR2032 coin batteries. The CMOS battery slot is labeled as “BAT2”.
When inserting a CR2032 coin battery, be sure that the positive side is facing
the locking clip.
Figure
Figure 32
32: CMOS battery slot diagram
Figure Figure
: CMOS battery slot diagram
3232
: CMOS battery slot diagram: CMOS battery slot diagram
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 Ground
2 +3V
Table
Table 28
28: CMOS battery slot pinout
: CMOS battery slot pinout
Table Table
2828
: CMOS battery slot pinout: CMOS battery slot pinout
43
Page 57
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
2.2.19. USB 3.0 Connector
The mainboard has onboard USB connector that enables additional USB 3.0
connector. The connector is labeled as “J8”. The pinout of the USB connector
is shown below.
Figure
Figure 33
33: USB 3.0 connector diagram
Figure Figure
: USB 3.0 connector diagram
3333
: USB 3.0 connector diagram: USB 3.0 connector diagram
Pin
Pin
Signal
Signal Pin
PinPin
SignalSignal
1 -USBH OC8 2 USBSSRX_N2
3 USBSSRX_P2 4 GND
5 USBSSTX_N2 6 USBSSTX_P2
7 GND 8 USBHP_N8
9 USBHP_P8 10 -
11 - 12 -
13 GND 14 -
15 - 16 GND
17 - 18 -
19 +5VSUS
Table
Table 29
29: USB 3.0 connector pinout
: USB 3.0 connector pinout
Table Table
2929
: USB 3.0 connector pinout: USB 3.0 connector pinout
44
Pin
PinPin
Signal
Signal
SignalSignal
Page 58
EPIA
3.
3. Jumpers
Jumpers
3.3.
JumpersJumpers
Jumper Description
Jumper Description
Jumper DescriptionJumper Description
A jumper consists of pair conductive pins used to close in or bypass an
electronic circuit to set up or configure particular feature using a jumper cap.
The jumper cap is a small metal clip covered by plastic. It performs like a
connecting bridge to short (connect) the pair of pins. The usual colors of the
jumper cap are black/red/blue/white/yellow.
Jumper Setting
Jumper Setting
Jumper SettingJumper Setting
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
There are two settings of the jumper pin: “Short
“Short”
Short” when a jumper cap is placed on the pair of pins. The pins are ”Open”
Short”Short”
the jumper cap is removed.
In addition, there are jumpers that have three or more pins, and some pins are
arranged in series. In case of a jumper with three pins, place the jumper cap on
pin 1 and pin 2 or pin 2 and 3 to Short
Some jumper size is small or mounted on the crowded location on the board
that makes it difficult to access. Therefore, using a long-nose plier in installing
and removing the jumper cap is very helpful.
Figure
Figure 34
34: Jumper settings example
Figure Figure
: Jumper settings example
3434
: Jumper settings example: Jumper settings example
Short it.
ShortShort
Short and Open
ShortShort
Open”. The pins are
OpenOpen
”Open” if
”Open””Open”
45
Page 59
EPIA
EPIA----M920
EPIAEPIA
Caution:
Caution:
Caution:Caution:
Make sure to install the jumper cap on the correct pins. Installing it in the wrong pin might cause
damage and malfunction.
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
46
Page 60
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
3.1. Clear CMOS Jumper
The onboard CMOS RAM stores system configuration data and has an onboard
battery power supply. To reset the CMOS settings, set the jumper on pins 2
and 3 while the system is off. Return the jumper to pins 1 and 2 afterwards.
Setting the jumper while the system is on will damage the mainboard. The
default setting is on pins 1 and 2.
Figure
Figure 35
35: CLEAR CMOS jumper diagram
Figure Figure
: CLEAR CMOS jumper diagram
3535
: CLEAR CMOS jumper diagram: CLEAR CMOS jumper diagram
Setting
Table
Table 30
30: CLEAR CMOS jumper settings
: CLEAR CMOS jumper settings
Table Table
3030
: CLEAR CMOS jumper settings: CLEAR CMOS jumper settings
Setting Pin 1
SettingSetting
Regular (default) Short Short Open
Clear CMOS Open Short Short
Pin 1
Pin 1Pin 1
PPPPin 2
in 2 Pin 3
in 2in 2
Pin 3
Pin 3Pin 3
Note:
Note:
Note:Note:
Except when clearing the RTC RAM, never remove the cap from the CLEAR_CMOS jumper default
position. Removing the cap will cause system boot failure. Avoid clearing the CMOS while the system
is on; it will damage the mainboard.
47
Page 61
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
3.2. SATA DOM Power Select Jumper
The SATA connectors can be used to support Disk-on-Module flash drives.
The power for SATA DOM is controlled by the jumper labeled as “J12”.When
the jumpers are set, +5V will be delivered to the 7
connectors. The jumper settings are shown below.
th
pin of the SATA
Figure
Figure 36
36: SATA DOM voltage select jumper diagram
Figure Figure
: SATA DOM voltage select jumper diagram
3636
: SATA DOM voltage select jumper diagram: SATA DOM voltage select jumper diagram
SATA1 Setting
SATA1 Setting Pin 2
SATA1 SettingSATA1 Setting
DOM support Short Short Open
Regular (default) Open Short Short
SATA2 Setting
SATA2 Setting Pin 1
SATA2 SettingSATA2 Setting
DOM support Short Short Open
Regular (default) Open Short Short
Table
Table 31
31: SATA DOM voltage select jumper settings
: SATA DOM voltage select jumper settings
Table Table
3131
: SATA DOM voltage select jumper settings: SATA DOM voltage select jumper settings
Pin 2
Pin 2Pin 2
Pin 1
Pin 1Pin 1
Pi
Pin 4
n 4 Pin 6
n 4n 4
Pin 6
Pin 6Pin 6
Pin 5
Pin 5Pin 5
PiPi
Pin 3
Pin 3 Pin 5
Pin 3Pin 3
48
Page 62
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
3.3. COM1 and COM2 Voltage Select Jumper
The voltage for COM1 and COM2 is controlled by the jumper labeled as
“J11”. The voltage can be either +5V or +12V. +5V is the default setting. The
odd pin numbers correspond to COM1. The even pin numbers correspond to
COM2. The jumper settings are shown below.
Figure
Figure 37
37: COM1 and COM2 voltage select jumper diagram
Figure Figure
Table
Table 32
Table Table
49
: COM1 and COM2 voltage select jumper diagram
3737
: COM1 and COM2 voltage select jumper diagram: COM1 and COM2 voltage select jumper diagram
COM1 Setting
COM1 Setting Pin 1
COM1 SettingCOM1 Setting
+5V (default) Short Short Open
+12V Open Short Short
COM2 Setting
COM2 Setting Pin 2
COM2 SettingCOM2 Setting
+5V (default) Short Short Open
+12V Open Short Short
32: COM1 and COM2 voltage select jumper settings
: COM1 and COM2 voltage select jumper settings
3232
: COM1 and COM2 voltage select jumper settings: COM1 and COM2 voltage select jumper settings
Pin 1
Pin 1Pin 1
Pin 2
Pin 2Pin 2
Pin 3
Pin 3 Pin 5
Pin 3Pin 3
Pin 4
Pin 4 Pin 6
Pin 4Pin 4
Pin 5
Pin 5Pin 5
Pin 6
Pin 6Pin 6
Page 63
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
3.4. COM3 and COM4 Voltage Select Jumper
The voltage for COM3 and COM4 is controlled by the jumper labeled as
“J13”. The voltage can be either +5V or +12V. +5V is the default setting. The
odd pin numbers correspond to COM3. The even pin numbers correspond to
COM4. The jumper settings are shown below.
Figure
Figure 38
38: COM3 and COM4 voltage select jumper diagram
Figure Figure
Table
Table 33
Table Table
50
: COM3 and COM4 voltage select jumper diagram
3838
: COM3 and COM4 voltage select jumper diagram: COM3 and COM4 voltage select jumper diagram
COM
COM3333 Setting
Setting Pin 2
COMCOM
Setting Setting
+5V (default) Short Short Open
+12V Open Short Short
COM
COM4444 Setting
Setting Pin 1
COMCOM
Setting Setting
+5V (default) Short Short Open
+12V Open Short Short
33: COM3 and COM4 voltage select jumper settings
: COM3 and COM4 voltage select jumper settings
3333
: COM3 and COM4 voltage select jumper settings: COM3 and COM4 voltage select jumper settings
Pin 2
Pin 2Pin 2
Pin 1
Pin 1Pin 1
Pin 4
Pin 4 Pin 6
Pin 4Pin 4
Pin 3
Pin 3 Pin 5
Pin 3Pin 3
Pin 6
Pin 6Pin 6
Pin 5
Pin 5Pin 5
Page 64
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
3.5. VDD Power Select
The connector is labeled as “J9”. The pinout of the VDD power select is
shown below.
Figure
Figure 39
39: VDD power select jumper diagram
Figure Figure
: VDD power select jumper diagram
3939
: VDD power select jumper diagram: VDD power select jumper diagram
Pin
Pin
Signal
Signal
PinPin
SignalSignal
1 Ground
2 VDD_VSEL
3 MSPVID
Table
Table 34
34: VDD po
: VDD power select pinout
Table Table
3434
: VDD po: VDD po
wer select pinout
wer select pinoutwer select pinout
51
Page 65
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
3.6. LVDS Jumper Settings
The LVDS connectors and LVDS inverters can operate on different input
voltages. The mainboard has one jumper (J14) that controls the voltage
delivered to the LVDS1 panel connector and input voltage delivered to the
INVERTER1 connector. The mainboard has one jumper (J15) that controls the
voltage delivered to the LVDS2 panel connector and input voltage delivered
to the INVERTER2 connector.
Figure
Figure 40
40: LVDS jumper diagrams
Figure Figure
LVDS1 (J14) LVDS2 (J15)
Table
Table 35
Table Table
52
: LVDS jumper diagrams
4040
: LVDS jumper diagrams: LVDS jumper diagrams
Inverter1
Inverter1 power
Inverter1 Inverter1
+12V (default) Short Short Open
+5V Open Short Short
LVDS1
LVDS1 power
LVDS1 LVDS1
+3.3V (default) Short Short Open
+5V Open Short Short
power
powerpower
power Pin 2
powerpower
35: LVDS jumper settings
: LVDS jumper settings
3535
: LVDS jumper settings: LVDS jumper settings
Pin 1
Pin 1 Pin 3
Pin 1Pin 1
Pin 2 Pin 4
Pin 2Pin 2
Pin 3 Pin 5
Pin 3Pin 3
Pin 4 Pin 6
Pin 4Pin 4
Pin 5
Pin 5Pin 5
Pin 6
Pin 6Pin 6
Inverter2
Inverter2 power
Inverter2 Inverter2
+12V (default) Short Short Open
+5V Open Short Short
LVDS2
LVDS2 power
LVDS2 LVDS2
+3.3V (default) Short Short Open
+5V Open Short Short
power
powerpower
power Pin 2
powerpower
Pin 1
Pin 1 Pin
Pin 1Pin 1
Pin 2 Pin 4
Pin 2Pin 2
Pin 3333 Pin 5
Pin Pin
Pin 4 Pin 6
Pin 4Pin 4
Pin 5
Pin 5Pin 5
Pin 6
Pin 6Pin 6
Page 66
EPIA
4.
4. Expansion S
Expansion Slots
4.4.
Expansion SExpansion S
lots
lotslots
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
4.1. DDR3 Memory Slots
The mainboard provides two DDR3 SODIMM memory slots. The memory slot
can accommodate up to 8 GB of 1333 MHz memory per slot. The memory
slots are labeled as “SODIMM1” and “SODIMM2”. The location of the DDR3
memory slots are shown below.
Figure
Figure 41
41: DDR3 memory slot diagrams
Figure Figure
53
: DDR3 memory slot diagrams
4141
: DDR3 memory slot diagrams: DDR3 memory slot diagrams
Page 67
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
4.1.1. Installing a Memory Module
Step 1
Step 1
Step 1Step 1
Disengage the locking clasps at both ends of the memory slot. Align the notch
on the bottom of the DDR3 memory module with the notch wedge in the slot.
Figure
Figure 42
42: Inserting the memory module
Figure Figure
Step 2
Step 2
Step 2Step 2
: Inserting the memory module
4242
: Inserting the memory module: Inserting the memory module
Slide the DDR3 memory module into the side grooves and push the module
into the slot until the locking clasps snap into the closed position.
Figure
Figure 43
43: Lock
: Locking the memory module
Figure Figure
ing the memory module
4343
: Lock: Lock
ing the memory moduleing the memory module
54
Page 68
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
4.1.2. Removing a Memory Module
Step 1
Step 1
Step 1Step 1
Disengage the locking clasps at both ends of the memory slot.
Figure
Figure 44
44: Disengaging the SODIMM locking clips
Figure Figure
Step 2
Step 2
Step 2Step 2
When the locking clips have cleared, the SODIMM memory module will
automatically pop up. Remove the memory module.
: Disengaging the SODIMM locking clips
4444
: Disengaging the SODIMM locking clips: Disengaging the SODIMM locking clips
Figure
Figure 45
45:
: Removing the memory module
Figure Figure
Removing the memory module
4545
: :
Removing the memory moduleRemoving the memory module
55
Page 69
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
4.1.3. PCI Express Slot
The PCI Express slot provides support for 4-lane cards. Due to the orientation
1
of the slot, a riser card module
slot is shown below.
must be used. The location of the PCI Express
Figure
Figure 46
46: PCI Express slot diagram
Figure Figure
: PCI Express slot diagram
4646
: PCI Express slot diagram: PCI Express slot diagram
Note:
Note:
Note:Note:
1. The optional riser card module is PCIE-03. PCIE-03 is a combination riser card that connects to both
the PCI Express and PCI slots.
56
Page 70
EPIA
5.
5. Hardware Installation
Hardware Installation
5.5.
Hardware InstallationHardware Installation
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
5.1. Installing into a Chassis
The EPIA-M920 can be fitted into any chassis that has the mounting holes for
compatible with the standard Mini-ITX mounting hole locations. Additionally,
the chassis must meet the minimum height requirements for specified areas of
the mainboard. If a riser card module is being used, the chassis will need to
accommodate the additional space requirements.
5.1.1. Suggested minimum chassis dimensions
The figure below shows the suggested minimum space requirements that a
chassis should have in order to work well with the EPIA-M920.
Figure
Figure 47
47: Suggested minimum chassis dimensions
Figure Figure
: Suggested minimum chassis dimensions
4747
: Suggested minimum chassis dimensions: Suggested minimum chassis dimensions
57
Page 71
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
Each side of the mainboard should have a buffer zone from the internal wall
of the chassis. The side of the mainboard that accommodates the I/O coastline
should have a buffer of 1.00 mm. The side on the opposite end of the I/O
coastline should have a buffer of at least 5.00 mm. The two sides adjacent to
the I/O coastline should have at least a 10.00 mm buffer.
For the side that is close to the PCI slot, the buffer should be at least 100.00
mm if a riser card module will be used.
5.1.2. Suggested minimum chassis height
The figure below shows the suggested minimum height requirements for the
internal space of the chassis. It is not necessary for the internal ceiling to be
evenly flat. What is required is that the internal ceiling height must be strictly
observed for each section that is highlighted. The highest part of the ceiling
will be above the PCI slot.
FFFFigure
igure 48
48: Suggested minimum internal chassis ceiling height (for fanless model)
: Suggested minimum internal chassis ceiling height (for fanless model)
igure igure
4848
: Suggested minimum internal chassis ceiling height (for fanless model): Suggested minimum internal chassis ceiling height (for fanless model)
58
Page 72
EPIA
EPIA----M920
EPIAEPIA
Figure
Figure 49
49: Suggested minimum internal chassis ceiling height (for fan model)
Figure Figure
: Suggested minimum internal chassis ceiling height (for fan model)
4949
: Suggested minimum internal chassis ceiling height (for fan model): Suggested minimum internal chassis ceiling height (for fan model)
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
59
Page 73
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
5.1.3. Suggested keepout areas
The figure below shows the areas of the mainboard that is highly suggested to
leave unobstructed.
Figure
Figure 50
50: Suggested keepout areas
Figure Figure
: Suggested keepout areas
5050
: Suggested keepout areas: Suggested keepout areas
60
Page 74
EPIA
6.
6. BIOS Setup Utility
BIOS Setup Utility
6.6.
BIOS Setup UtilityBIOS Setup Utility
EPIA----M920
EPIAEPIA
6.1. Entering the BIOS Setup Utility
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
Power on the computer and press Delete
sequence to enter the BIOS Setup Utility. If the entry point has passed, restart
the system and try again.
Delete during the beginning of the boot
DeleteDelete
6.2. Control Keys
Up
Up Move up one row
UpUp
Down
Down Move down one row
DownDown
Left
Left Move to the left in the navigation bar
LeftLeft
Right
Right Move to the right in the navigation bar
RightRight
Enter
Enter Access the highlighted item / Select the item
EnterEnter
Esc
Esc Jumps to the Exit screen or returns to the previous screen
EscEsc
Page up / +
Page up / +1 Increase the numeric value
Page up / +Page up / +
1
Page down /
Page down / ----
Page down / Page down /
F1
F1 General help
F1F1
F5
F5 Restore the previous CMOS value
F5F5
F7
F7 Load optimized defaults
F7F7
Decrease the numeric value
2
F10
F10 Save all the changes and exit
F10F10
Notes:
Notes:
Notes:Notes:
1. Must be pressed using the 10-key pad.
2. The General help contents are only for the Status Page and Option Page setup menus.
61
Page 75
EPIA
EPIA----M920
EPIAEPIA
6.3. Navigating the BIOS Menus
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
The main menu displays all the BIOS setup categories. Use the <Left
and <Up
Up>/<Down
Down> arrow keys to select any item or sub-menu. Descriptions
UpUp
DownDown
of the selected/highlighted category are displayed at the bottom of the screen.
The small triangular arrowhead symbol next to a field indicates that a sub-
menu is available (see figure below). Press <Enter
To exit the sub-menu, press <Esc
Esc>.
EscEsc
Enter> to display the sub-menu.
EnterEnter
Left>/<Right
LeftLeft
Right>
RightRight
6.4. Getting Help
The BIOS Setup Utility provides a “General Help
accessed at any time by pressing F1
using and navigating the BIOS Setup Utility. Press Esc
General Help” screen. This screen can be
General HelpGeneral Help
F1. The help screen displays the keys for
F1F1
Esc to exit the help screen.
EscEsc
62
Page 76
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.5. Main Menu
The System Overview screen is the default screen that is shown when the
BIOS Setup Utility is launched. This screen can be accessed by traversing the
navigation bar to the “Main” label.
Figure
Figure 51
51: Illustration of the Main menu screen
Figure Figure
: Illustration of the Main menu screen
5151
: Illustration of the Main menu screen: Illustration of the Main menu screen
6.5.1. BIOS Information
The content in this section of the screen shows the information about the
vendor, the Core version, UEFI specification version, the project version and
date & time of the project build.
6.5.2. Memory Information
This section shows the amount of memory that is installed on the hardware
platform.
6.5.3. System Language
This option allows the user to configure the language that the user wants to
use.
63
Page 77
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.5.4. System Date
This section shows the current system date. Press Tab
Shift+Tab
Shift+Tab to traverse left through the month, day, and year segments. The ++++
Shift+TabShift+Tab
and ---- keys on the number pad can be used to change the values. The weekday
name is automatically updated when the date is altered. The date format is
[Weekday, Month, Day, Year].
Tab to traverse right and
TabTab
6.5.5. System Time
This section shows the current system time. Press Tab
Shift+Tab
Shift+Tab to traverse left through the hour, minute, and second segments. The
Shift+TabShift+Tab
++++ and ---- keys on the number pad can be used to change the values. The time
format is [Hour : Minute : Second].
Tab to traverse right and
TabTab
64
Page 78
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.6. Advanced Settings
The Advanced Settings screen shows a list of categories that can provide
access to a sub-screen. Sub-screen links can be identified by the preceding
right-facing arrowhead.
Figure
Figure 52
52: Illustration of the Advanced Settings screen
Figure Figure
: Illustration of the Advanced Settings screen
5252
: Illustration of the Advanced Settings screen: Illustration of the Advanced Settings screen
The Advanced Settings screen contains the following links:
ACPI Settings
S5 RTC Wake Settings
CPU Information
SATA Configuration
F71869 Super IO Configuration
F71869 H/W Monitor
Clock Generator Configuration
On Board Configuration
65
Page 79
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.6.1. ACPI Settings
ACPI grants the operating system direct control over system power
management. The ACPI Configuration screen can be used to set a number of
power management related functions.
Figure
Figure 53
53: Illustration of the ACPI Settings screen
Figure Figure
: Illustration of the ACPI Settings screen
5353
: Illustration of the ACPI Settings screen: Illustration of the ACPI Settings screen
6.6.1.1.
6.6.1.1. Enable Hibernation
6.6.1.1.6.6.1.1.
Enables or Disables System ability to Hibernate (OS/S4 Sleep State). This
option may be not effective with some OS.
6.6.1.2.
6.6.1.2. ACPI Sleep State
6.6.1.2.6.6.1.2.
Select ACPI sleep state the system will enter when the SUSPEND button is
pressed. Available options are: Suspend Disabled/S1 only (CPU Stop
Clock)/S3 only (Suspend to RAM)/Both S1 and S3 available for OS to choose
from.
Enable Hibernation
Enable HibernationEnable Hibernation
ACPI Sleep State
ACPI Sleep StateACPI Sleep State
66
Page 80
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.6.2. S5 RTC Wake Settings
Enable system to wake from S5 using RTC alarm.
Figure
Figure 54
54: Illustration of S5 RTC Wake Settings screen
Figure Figure
6.6.2.1.
6.6.2.1. Wake system with Fixed Time
6.6.2.1.6.6.2.1.
This feature has 2 options: Enable or Disable system wake on alarm event.
When enabled, system will wake on the hr:min:sec specified.
: Illustration of S5 RTC Wake Settings screen
5454
: Illustration of S5 RTC Wake Settings screen : Illustration of S5 RTC Wake Settings screen
Wake system with Fixed Time
Wake system with Fixed TimeWake system with Fixed Time
6.6.2.2.
6.6.2.2. Wake system with Dynamic Time
6.6.2.2.6.6.2.2.
This feature has 2 options: Enable or Disable system wake on alarm event.
When enabled, system will wake on the current time + increase minute(s).
Wake system with Dynamic Time
Wake system with Dynamic TimeWake system with Dynamic Time
67
Page 81
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.6.3. CPU Information
The CPU Information screen shows detailed information about the built-in
processor.
Figure
Figure 55
55: Illustration of CPU Information screen
Figure Figure
: Illustration of CPU Information screen
5555
: Illustration of CPU Information screen: Illustration of CPU Information screen
68
Page 82
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.6.4. SATA Configuration
The SATA Configuration screen allows the user to view and configure the
settings of the SATA configuration settings.
Figure
Figure 56
56: Illustration of
Figure Figure
6.6.4.1.
6.6.4.1. S
6.6.4.1.6.6.4.1.
: Illustration of SATA
5656
: Illustration of : Illustration of
SATA
ATA Mode
SS
ATA ATA
This option allows the user to manually configure SATA controller for a
particular mode.
SATA Configuration screen
Configuration screen
SATA SATA
Configuration screenConfiguration screen
Mode
ModeMode
IDE Mode
IDE Mode
IDE ModeIDE Mode
Set this value to change the SATA to IDE mode.
AHCI Mode
AHCI Mode
AHCI ModeAHCI Mode
Set this value to change the SATA to AHCI mode
.
69
Page 83
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.6.5. F71869 Super IO Configuration
The F71869 Super IO Configuration screen allows the user to set system Super
IO Chip parameters.
Figure
Figure 57
57: Illustration of F71869 Super IO Configuration screen
Figure Figure
6.6.5.1.
6.6.5.1. Serial Port 0 Configuration
6.6.5.1.6.6.5.1.
Set parameters of Serial Port 0 (COMA).
: Illustration of F71869 Super IO Configuration screen
5757
: Illustration of F71869 Super IO Configuration screen: Illustration of F71869 Super IO Configuration screen
Serial Port 0 Configuration
Serial Port 0 ConfigurationSerial Port 0 Configuration
6.6.5.1.1.
6.6.5.1.1. Serial Port
6.6.5.1.1.6.6.5.1.1.
This feature has 2 options: Enable or Disable Serial Port (COM).
6.6.5.2.
6.6.5.2. Serial Port 1 Configuration
6.6.5.2.6.6.5.2.
Set parameters of Serial Port 1 (COMB)
6.6.5.2.1.
6.6.5.2.1. Serial Port
6.6.5.2.1.6.6.5.2.1.
This feature has 2 options: Enable or Disable Serial Port (COM).
6.6.5.2.2.
6.6.5.2.2. Device Mode
6.6.5.2.2.6.6.5.2.2.
Change the Serial Port mode. Select <High Speed> or <Normal Mode> mode.
Serial Port
Serial PortSerial Port
Serial Port 1 Configuration
Serial Port 1 ConfigurationSerial Port 1 Configuration
Serial Port
Serial PortSerial Port
Device Mode
Device ModeDevice Mode
70
Page 84
EPIA
EPIA----M920
EPIAEPIA
6.6.6. F71869 H/W Monitor
F71869 H/W Monitor shows Monitor hardware status.
Figu
Figure
re 58
58: Illustration of F71869 H/W Monitor screen
FiguFigu
6.6.6.1.
6.6.6.1. CPU Smart Fan Configuration
6.6.6.1.6.6.6.1.
CPU Smart Fan Configuration Setting
: Illustration of F71869 H/W Monitor screen
re re
5858
: Illustration of F71869 H/W Monitor screen: Illustration of F71869 H/W Monitor screen
CPU Smart Fan Configuration
CPU Smart Fan ConfigurationCPU Smart Fan Configuration
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
6.6.6.1.1.
6.6.6.1.1. Smart Fan Support
6.6.6.1.1.6.6.6.1.1.
This feature has 2 options: Enable or Disable Smart Fan.
6.6.6.2.
6.6.6.2. System Smart Fan Configuration
6.6.6.2.6.6.6.2.
System Smart Fan Configuration Setting
6.6.6.2.1.
6.6.6.2.1. Smart Fan Support
6.6.6.2.1.6.6.6.2.1.
This feature has 2 options: Enable or Disable Smart Fan.
Smart Fan Support
Smart Fan SupportSmart Fan Support
System Smart Fan Configuration
System Smart Fan ConfigurationSystem Smart Fan Configuration
Smart Fan Support
Smart Fan SupportSmart Fan Support
71
Page 85
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.6.7. Clock Generator Configuration
The Clock Generator Configuration screen enables access to the Spread
Spectrum Setting feature.
Figure
Figure 59
59: Illustration of Clock Generator Configuration screen
Figure Figure
6.6.7.1.
6.6.7.1. CPU Spread Spectrum
6.6.7.1.6.6.7.1.
The Spread Spectrum Setting feature enables the BIOS to modulate the clock
frequencies originating from the mainboard. The settings are in percentages of
modulation. Higher percentages result in greater modulation of clock
frequencies. This feature has 3 options: Disable, +-0.25% and -0.5%.
: Illustration of Clock Generator Configuration screen
5959
: Illustration of Clock Generator Configuration screen: Illustration of Clock Generator Configuration screen
CPU Spread Spectrum
CPU Spread SpectrumCPU Spread Spectrum
6.6.7.2.
6.6.7.2. PCIe Spread Spectrum
6.6.7.2.6.6.7.2.
Select PCIe Spread Spectrum. This feature has 2 options: Disable and -0.5%.
PCIe Spread Spectrum
PCIe Spread SpectrumPCIe Spread Spectrum
72
Page 86
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.6.8. On Board Configuration
The OnBoard Device Configuration screen has the following features.
Figure
Figure 60
60: Illustration of On Board Configuration screen
Figure Figure
OnBoard Device Configura
OnBoard Device Configurattttion
OnBoard Device ConfiguraOnBoard Device Configura
: Illustration of On Board Configuration screen
6060
: Illustration of On Board Configuration screen: Illustration of On Board Configuration screen
ion
ionion
6.6.8.1.
6.6.8.1. OnBoard LAN Enable
6.6.8.1.6.6.8.1.
The OnBoard LAN Enable feature determines whether the onboard LAN
controller will be used or not.
6.6.8.2.
6.6.8.2. S5 Wakeup by PME#
6.6.8.2.6.6.8.2.
The S5 Wakeup by PME# feature enables the BIOS to allow remote wake-up
from the S5 power off state through the PCI bus.
6.6.8.3.
6.6.8.3. EuP/ErP Lot6 support
6.6.8.3.6.6.8.3.
The EuP/ErP Lot6 Support feature enables the BIOS to reduce the power draw
to less than 1W when the system is in standby mode. This feature has two
options: enabled and disabled.
OnBoard LAN Enable
OnBoard LAN EnableOnBoard LAN Enable
S5 Wakeup by PME#
S5 Wakeup by PME#S5 Wakeup by PME#
EuP/ErP Lot6 support
EuP/ErP Lot6 supportEuP/ErP Lot6 support
73
Page 87
EPIA
6.6.8.4.
6.6.8.4. 1CH LVDS Backlight Control
6.6.8.4.6.6.8.4.
Backlight Control
Backlight Control
Backlight ControlBacklight Control
The Backlight Control feature control by VX11H enables the user to control
the brightness of the 1CH LVDS backlight. This feature has six options.
Level
Level
LevelLevel
0%, 20%, 40%, 60%, 80% and 100%.
6.6.8.5.
6.6.8.5. 2CH LVDS Backlight Control
6.6.8.5.6.6.8.5.
Backlight Control
Backlight Control
Backlight ControlBacklight Control
The Backlight Control feature control by VX11H enables the user to control
the brightness of the 2CH LVDS backlight. This feature has six options.
Level
Level
LevelLevel
0%, 20%, 40%, 60%, 80% and 100%.
1CH LVDS Backlight Control
1CH LVDS Backlight Control1CH LVDS Backlight Control
2CH LVDS Backlight Control
2CH LVDS Backlight Control2CH LVDS Backlight Control
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
74
Page 88
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.7. Chipset Settings
The Chipset Settings screen shows a list of categories that can provide access
to a sub-screen. Sub-screen links can be identified by the preceding right-
facing arrowhead.
Figure
Figure 61
61: Illustration of Chipset Settings screen
Figure Figure
: Illustration of Chipset Settings screen
6161
: Illustration of Chipset Settings screen: Illustration of Chipset Settings screen
The Chipset Settings screen contains the following links:
DRAM Configuration
Video Configuration
UART Configuration
PMU-ACPI Configuration
HDAC Configuration
SDIO_CR Configuration
Others Configuration
75
Page 89
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.7.1. DRAM Configuration
The DRAM Configuration screen has two features for controlling the system
DRAM. All other DRAM features are automated and cannot be accessed.
Figure
Figure 62
62: Illustration of DRAM Confi
Figure Figure
: Illustration of DRAM Configuration screen
6262
: Illustration of DRAM Confi: Illustration of DRAM Confi
guration screen
guration screenguration screen
6.7.1.1.
6.7.1.1. DRAM Clock
6.7.1.1.6.7.1.1.
DRAM Clock
DRAM ClockDRAM Clock
The DRAM Clock option enables the user to determine how the BIOS handles
the memory clock frequency. The memory clock can either be dynamic or
static. This feature has eleven options.
By SPD
By SPD
By SPDBy SPD
By SPD option enables the BIOS to select a compatible clock frequency for
the installed memory.
400 MHz
400 MHz
400 MHz400 MHz
The 400 MHz option forces the BIOS to be fixed at 800 MHz for DDR3
memory modules.
76
Page 90
EPIA
533 MHz
533 MHz
533 MHz533 MHz
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
The 533 MHz option forces the BIOS to be fixed at 1066 MHz for DDR3
memory modules.
566 MHz
566 MHz
566 MHz566 MHz
The 566 MHz option forces the BIOS to be fixed at 1132 MHz for DDR3
memory modules.
600 MHz
600 MHz
600 MHz600 MHz
The 600 MHz option forces the BIOS to be fixed at 1200 MHz for DDR3
memory modules.
633 MHz
633 MHz
633 MHz633 MHz
The 633 MHz option forces the BIOS to be fixed at 1266 MHz for DDR3
memory modules.
667 MHz
667 MHz
667 MHz667 MHz
The 667 MHz option forces the BIOS to be fixed at 1334 MHz for DDR3
memory modules.
700 MHz
700 MHz
700 MHz700 MHz
The 700 MHz option forces the BIOS to be fixed at 1400 MHz for DDR3
memory modules
733 MHz
733 MHz
733 MHz733 MHz
The 733 MHz option forces the BIOS to be fixed at 1466 MHz for DDR3
memory modules
766 MHz
766 MHz
766 MHz766 MHz
The 766 MHz option forces the BIOS to be fixed at 1532 MHz for DDR3
memory modules
800 MHz
800 MHz
800 MHz800 MHz
The 800 MHz option forces the BIOS to be fixed at 1600 MHz for DDR3
memory modules
77
Page 91
EPIA
6.7.1.2.
6.7.1.2. VGA Share Memory (Frame Buffer)
6.7.1.2.6.7.1.2.
The VGA Share Memory feature enables the user to choose the amount of the
system memory to reserve for use by the integrated graphics controller. The
selections of memory amount that can be reserved are 256MB and 512MB.
VGA Share Memory (Frame Buffer)
VGA Share Memory (Frame Buffer)VGA Share Memory (Frame Buffer)
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
78
Page 92
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.7.2. Video Configuration
The Video Configuration screen has features for controlling the integrated
graphics controller in the VX11H chipset.
Figure
Figure 63
63: Illustration of Video Configuration screen
Figure Figure
6.7.2.1.
6.7.2.1. Dual VGA Enable
6.7.2.1.6.7.2.1.
This feature has 2 options: Enable/Disable Dual VGA.
: Illustration of Video Configuration screen
6363
: Illustration of Video Configuration screen: Illustration of Video Configuration screen
Dual VGA Enable
Dual VGA EnableDual VGA Enable
6.7.2.2.
6.7.2.2. Primary Graphics Ada
6.7.2.2.6.7.2.2.
The Primary Graphics Adapter option enables the user to change the order in
which the BIOS seeks for a graphics adapter. There are three paths that can be
chosen.
PCIE & PCI -> UMA
UMA -> PCIE & PCI
6.7.2.3.
6.7.2.3. Select Display Device Control
6.7.2.3.6.7.2.3.
Available selections are: Auto and Manual.
Primary Graphics Adapter
Primary Graphics AdaPrimary Graphics Ada
Select Display Device Control
Select Display Device ControlSelect Display Device Control
pter
pterpter
79
Page 93
EPIA
6.7.2.4.
6.7.2.4. Select Display Device 1 and 2
6.7.2.4.6.7.2.4.
Select Display Device 1 and 2
Select Display Device 1 and 2Select Display Device 1 and 2
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
The Select Display Device feature enables the user to choose a specific
display interface. This feature has four options: CRT, LCD, LCD2, HDMI and
HDMI2. If both Select Display Device 1 and Select Display Device 2 are set to
the same interface, then any display device connected to the other interface
will not function. For example, if both Select Display 1 and 2 are set to CRT,
then no data will be sent to the LCD, LCD2, HDMI and HDMI2 port.
6.7.2.5.
6.7.2.5. Panel Type
6.7.2.5.6.7.2.5.
Panel Type
Panel TypePanel Type
The Panel Type feature enables the user to specify the resolution of the display
being used with the system. The panel types are predefined in the VGA VBIOS.
Panel Type
Panel Type
Panel TypePanel Type
00 640 x 480 08 800 x 480
01 800 x 600 09 1024 x 600
02 1024 x 768 10 1366 x 768
03 1280 x 768 11 1600 x 1200
04 1280 x 1024 12 1680 x 1050
05 1400 x 1050 13 1920 x 1200
06 1440 x 900 14 1920 x 1080
07 1280 x 800 15 1024 x 576
Resolution
Resolution Panel Type
ResolutionResolution
Panel Type
Panel TypePanel Type
Resolution
Resolution
ResolutionResolution
6.7.2.6.
6.7.2.6. Panel Type2
6.7.2.6.6.7.2.6.
Panel Type2
Panel Type2Panel Type2
The Panel Type feature enables the user to specify the resolution of display 2
being used with the system. The panel types are predefined in the VGA VBIOS.
Panel Type
Panel Type
Panel TypePanel Type
00 640 x 480 08 800 x 480
01 800 x 600 09 1024 x 600
02 1024 x 768 10 1366 x 768
03 1280 x 768 11 1600 x 1200
04 1280 x 1024 12 1680 x 1050
05 1400 x 1050 13 1920 x 1200
06 1440 x 900 14 1920 x 1080
07 1280 x 800 15 1024 x 576
Resolution
Resolution Panel Type
ResolutionResolution
Panel Type
Panel TypePanel Type
Resolution
Resolution
ResolutionResolution
80
Page 94
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.7.3. UART Configuration
The UART Configuration screen allows the user to set UART configuration
parameters.
Figure
Figure 64
64: Illustration of UART Configuration screen
Figure Figure
6.7.3.1.
6.7.3.1. UART 0 Enable
6.7.3.1.6.7.3.1.
This feature has 2 options: Enable/Disable UART 0.
: Illustration of UART Configuration screen
6464
: Illustration of UART Configuration screen: Illustration of UART Configuration screen
UART 0 Enable
UART 0 EnableUART 0 Enable
6.7.3.2.
6.7.3.2. UART 1 Enable
6.7.3.2.6.7.3.2.
This feature has 2 options: Enable/Disable UART 1.
UART 1 Enable
UART 1 EnableUART 1 Enable
81
Page 95
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.7.4. PMU_ACPI Configuration
The PMU_ACPI Configuration screen can be used to set a number of power
management related functions.
Figure
Figure 65
65: Illustration of PMU_ACPI Configuration screenOther Control
Figure Figure
: Illustration of PMU_ACPI Configuration screenOther Control
6565
: Illustration of PMU_ACPI Configuration screenOther Control: Illustration of PMU_ACPI Configuration screenOther Control
Figure
Figure 66
66: Illustration of Other Control screen
Figure Figure
: Illustration of Other Control screen
6666
: Illustration of Other Control screen: Illustration of Other Control screen
82
Page 96
EPIA
6.7.4.1.1.
6.7.4.1.1. AC Loss Auto
6.7.4.1.1.6.7.4.1.1.
AC Loss Auto----rest
AC Loss AutoAC Loss Auto
restart
restrest
art
artart
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
AC Loss Auto-restart defines how the system will respond after AC power has
been interrupted while the system is on. There are three options.
Power Off
Power Off
Power OffPower Off
The Power Off option keeps the system in an off state until the power button
is pressed again.
Power
Power On
On
PowerPower
On On
The Power On option restarts the system when the power has returned.
Last State
Last State
Last StateLast State
The Last State option restores the system to its previous state when the power
was interrupted.
6.7.4.1.2.
6.7.4.1.2. USB S4 WakeUp
6.7.4.1.2.6.7.4.1.2.
USB S4 WakeUp
USB S4 WakeUpUSB S4 WakeUp
The USB S4 WakeUp enables the system to resume through the USB device
port from S4 state. There are two options: “Enabled” or “Disabled”.
83
Page 97
EPIA
EPIA----M920
EPIAEPIA
6.7.5. HDAC Configuration
HDAC Configuration Parameters.
Figure
Figure 67
67: Illustration of HDAC Configuration screen
Figure Figure
6.7.5.1.
6.7.5.1. OnChip HDAC Device
6.7.5.1.6.7.5.1.
This feature has 2 options: Enable or Disable HDAC Control.
: Illustration of HDAC Configuration screen
6767
: Illustration of HDAC Configuration screen: Illustration of HDAC Configuration screen
OnChip HDAC Device
OnChip HDAC DeviceOnChip HDAC Device
M920 User Manual
User Manual
M920 M920
User ManualUser Manual
84
Page 98
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.7.6. SDIO_CR Configuration
The SDIO_CR Configuration screen can be used to set SDIO_CR configuration
parameters.
Figure
Figure 68
68: Illustration of S
Figure Figure
6.7.6.1.1.
6.7.6.1.1. SDIO Host Controller
6.7.6.1.1.6.7.6.1.1.
: Illustration of SDIO_CR
6868
: Illustration of S: Illustration of S
SDIO Host Controller
SDIO Host ControllerSDIO Host Controller
This feature has 2 options: Enable or Disable SDIO Host controller.
DIO_CR Configuration screen
Configuration screen
DIO_CRDIO_CR
Configuration screen Configuration screen
6.7.6.1.2.
6.7.6.1.2. SDIO Specification Ver3.0 Support
6.7.6.1.2.6.7.6.1.2.
SDIO Specification Ver3.0 Support
SDIO Specification Ver3.0 SupportSDIO Specification Ver3.0 Support
This feature has 2 options: Enable or Disable SDIO Specification Ver3.0
Support.
6.7.6.1.3.
6.7.6.1.3. Voltage Support 1.8v
6.7.6.1.3.6.7.6.1.3.
Voltage Support 1.8v
Voltage Support 1.8vVoltage Support 1.8v
This feature has 2 options: Enable or Disable Voltage Support 1.8v.
6.7.6.1.4.
6.7.6.1.4. High Speed Support
6.7.6.1.4.6.7.6.1.4.
High Speed Support
High Speed SupportHigh Speed Support
This feature has 2 options: Enable or Disable High Speed Support.
6.7.6.1.5.
6.7.6.1.5. Driver Type Select
6.7.6.1.5.6.7.6.1.5.
Driver Type Select
Driver Type Select Driver Type Select
Select Driver Type from Type A Type B, Type C and Type D.
6.7.6.1.6.
6.7.6.1.6. SDR50 Support
6.7.6.1.6.6.7.6.1.6.
SDR50 Support
SDR50 Support SDR50 Support
85
Page 99
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
This feature has 2 options: Enable or Disable SDR50 Support.
6.7.6.1.7.
6.7.6.1.7. SDR104 Sup
6.7.6.1.7.6.7.6.1.7.
SDR104 Support
SDR104 SupSDR104 Sup
port
port port
This feature has 2 options: Enable or Disable SDR104 Support.
6.7.6.1.8.
6.7.6.1.8. DDR50 Support
6.7.6.1.8.6.7.6.1.8.
DDR50 Support
DDR50 Support DDR50 Support
This feature has 2 options: Enable or Disable DDR50 Support.
6.7.6.1.9.
6.7.6.1.9. SDR50 Tuning Enable
6.7.6.1.9.6.7.6.1.9.
SDR50 Tuning Enable
SDR50 Tuning Enable SDR50 Tuning Enable
This feature has 2 options: Enable or Disable SDR50 Tuning Enable.
6.7.6.1.10.
6.7.6.1.10. Timer Count for Re
6.7.6.1.10.6.7.6.1.10.
Timer Count for Re----Tunin
Timer Count for ReTimer Count for Re
Tuning
TuninTunin
g
g g
SDIO Timer Count for Re-Tuning. Available options are Re-Tuning Timer
Disabled/1 sec/2 sec/4 sec/8 sec/16 sec/32 sec/64 sec/128 sec/256 sec/512
sec/1024 sec/Get information from other source.
86
Page 100
EPIA
EPIA----M920
M920 User Manual
EPIAEPIA
M920 M920
User Manual
User ManualUser Manual
6.7.7. Others Configuration
The Others Configuration screen can be used to set Watchdog Timer
Configuration and Keyboard/Mouse Wakeup Configuration.
Figure
Figure 69
69: Illustration of Others Configuration screen
Figure Figure
6.7.7.1.
6.7.7.1. WATCHDOG Timer Enable
6.7.7.1.6.7.7.1.
When this feature is enabled, an embedded timing device automatically
prompts corrective action upon system malfunction detection.
: Illustration of Others Configuration screen
6969
: Illustration of Others Configuration screen: Illustration of Others Configuration screen
WATCHDOG Timer Enable
WATCHDOG Timer EnableWATCHDOG Timer Enable
6.7.7.2.
6.7.7.2. Keyboard/Mouse Wakeup Control
6.7.7.2.6.7.7.2.
When this feature is enabled, pressing any key of the keyboard or moving the
mouse can wake up the system from suspend.
Keyboard/Mouse Wakeup Control
Keyboard/Mouse Wakeup ControlKeyboard/Mouse Wakeup Control
87
Loading...