3.2.Back End ............................................................................................................................................6
4.IC AND COMPONENT DESCRIPTIONS ............................................................................................12
4.1.Basic IC List .....................................................................................................................................12
17MB18 has two programmable ICs, UOCIII (IC203) and 29XX800 (IC102, having the
PW1306 (IC100) codes).
29XX800 (IC102) will be programmed before the TV production and will be mounted as
programmed. On the other hand, software update can be needed after production so the
programming instructions is given also for this IC in related chapter.
1- Connect the 5 pin cable of the “programming board” to PL203 of the 17MB18 mainboard.
Connect the programming board to the computer in which “WISP” program is loaded via
“Paralel Port”.
2- Run WISP program. As it is seen in figure1 change “Delay time” value to “5” ms.
3- Under “Settings Menu”, set the I2C configurations as it is seen in figure2; press
“Confirm” and close this window.
(Note: Once the above settings are done, there is no need to do them again each time
loading the UOC code.)
4- Click “Enter ISP Mode” button and then click “Send” button. In the white display area
with “ISP status” heading, “ISP mode... Ready” will be displayed. (Unless you do not see
this warning, check the cable connections and the settings described above.)
Figure1: WISP Main Menu
2
Figure2: I2C Configuration
5- Click “Erase Flash” button and then click “Send” button. If ereasing is done without any
problem, “three green OK” will be displayed on the main menu window. This indicates
that the memory inside the IC is erased succesfully.
6- Click “Write Flash” button and then click “Browse” button. Select the “gtv.hex” UOC code
file by browsing the explorer to the folder where this “gtv.hex” file is stored. Wait for a
few seconds untill the program reads the code. You will see the blue bar indicating the
“reading operation” on the bottom of the Wisp main menu window.
7- Click “Send” button. You will see the blue bar indicating the “Loading Code to UOC IC”
on the bottom of the window. When the loading operation is over without any error
“three green OK” will be displayed on the window. This indicates the loading operation is
performed succesfully.
Step3: Initializing the TV
8- Turn off and on the TV. Press RCs “Menu” (M) and “4””7””2””5” buttons respectively.
9- Press RCs “0” ”0” ”1” buttons respectively. (“Init TV 0” will be displayed on the screen)
10- Press RCs “Volume +” and set “Init TV 1” and wait the TV to automatically turn off.
3
1.2. 29XX800 Programming for PW1306
The following instructions are only needed for software upgrades. For the TV production,
pre-programmed 29XX800 will be mounted on the board.
1- Copy flasher.hex and romcode.hex to “X:\XXX \ QTV_TVK2_V_021\Project\PW13XX_QTV”
directory.
2- Connect programmer board 4-pin cable to PL100 on 17MB18.
3- Connect programmer board serial port cable to PC COM Port1.
4- Close jumper PL501.
5- Execute “FlashUpgrader.exe” in “C:\XXX\ QTV_TVK2_V_021\bin\” directory.
6- Press “Choose” and select romcode.inf from
7- Press “Flash”
8- Power on the board. Observe the sliding bar on the main menu showing that flasher.hex
and then romcode.hex are being downloaded to the IC on 17MB18 main board.
9- Power off the board when the download operation is over.
10- Open jumper PL501.
11- Power On the board. Press Remote Controls (RC) “Menu” (M) and “4””7””2””6” buttons
respectively.
12- By using RIGHT and LEFT buttons of the RC, select “Service Submenu 2”
13- By using DOWN button of the RC highlight Init NVM. Press RIGHT button of the RC and
initialize the PixelWorks side.
14- Turn Off and On the TV.
15- Depanding the size of the Panel(15”, 17”, 20”) the screen may be full white and no
picture is observed.
If screen is full white:
For 15” TV, Press Remote Controls (RC) “Menu” (M) and “4” “7” “2” “6” buttons and then “0”
respectively.
For 17” TV, Press Remote Controls (RC) “Menu” (M) and “4” “7” “2” “6” buttons and then “2”
respectively.
For 20” TV, Press Remote Controls (RC) “Menu” (M) and “4” “7” “2” “6” buttons and then “1”
respectively.
2.INTRODUCTION
2.1. Scope
The document covers 20” integrated digital TV(IDTV) 17MB18 chassis building blocks, basic features, service menu
settings, and the other information needed by service personal.
2.2. General Features
The system is a 14” to 23” TFT LCD TV solution with UOCIII Versatile Signal Processor and PW1306 Video Image
Processor chip-set on 4-layer PCB. The TV will support PAL/SECAM B/G/D/K/I/L/L’.
The other general default features of the TV are as listed below:
1 Full Scart input (with SVHS support)
1 SVHS input through standard S-Video interface.
1 CVBS input through standard RCA jack
75 ohms antenna input
D-Sub 15 PC Input
GERMAN + NICAM STEREO
<3W S/B Power Consumption from mains supply
2x3W Speaker Output Power @16 Ohm spks; HP Output, Stereo Audio line out
Stereo Audio line in
Equalizer
IR Control (RC5)
OSD;Menu Languages ENG, FRA, GER, ITA, SPA, POR, TUR, SWE, DEN, FIN, CRO, SLO, SLOVEN, NOR,
POL, CZE, HUN,ROM,BUL, RUS (subject to change and be grouped)
Teletext
2H/4H Comb Filter
White balance settings (warm/normal/cool) for TV&PC
Full AIR&CABLE band coverage
Auto Shut down
4
4
17” TFT TV Service Manual19/11/2003
3.SYSTEM BUILDING BLOCKS
17MB18 chassis main blocks are as follows:
Analog Front End: UOCIII (Microcontroller + Video Proccessor + Sound Proccessor + IF), CTI, Tuner, SAW
filters, Audio Amp., DAC
Back End: PW1306(Microcontroller, Scaler, OSD, Keyboard/IR Interface)
17MB18 Main Board consists of two major blocks. The first block is analog front-end and this block is handled by
UOCIII chip that is highly multifunctional. This IC does demodulation of Video & Audio from Tuner IF, CVBS, Audio,
RGB, SVHS input selection and processing. It has an audio processor that supports equalizer or tone control, volume
control, AVL, surround effect etc and supplies amplifier, headphone and CVBS & audio line outputs. It handles video
processing such as colour standard detection and demodulation, picture alignment (brightness, contrast, colour etc.). The
IC also does teletext decoding with 10 pages text memory. After video processing, the processed video is applied to
PW1306 chip in RGB format.
The TV Tuner is an asymmetrical IF output type and is PLL controlled. For multistandard reception, a switchable SAW
filter is used as the sound filter and it is controlled by SAW_SW output from UOC. After the SAW filter block, IF signal
is applied to UOC IF inputs (VIFIN[1,2] and SIF[1,2]).
As UOCIII can handle all the audio processing, there is no need for additional audio processor solution on the board.
UOC supports three Audio outputs. These outputs are assigned to Headphone, Speaker and Scart Audio line outputs. The
board employs TDA7056A and TDA1308 to drive speaker and headphone outputs respectively. As another dedicated
output for Audio Line out from jack is not possible in UOC, this line out signal is obtained by using I2S input DAC
CS4335. UOCIII I2S output is converted to anolog signal by DAC CS4335.
3.1.1.Tuner
As the thickness of the TV set has a limit, a horizontal mounted tuner with longer connector is used in the
product. The tuning is available through the digitally controlled I2C bus (PLL). Below you will find info on the
Asymmetrical Tuner in use.
General description:
The tuner meets a wide range of applications. It is a combined VHF, UHF tuner suitable for CCIR systems
B/G, H, L, L’, I and I’. The low IF output impedance drives a wide variety of SAW filters with sufficient
suppression of triple transient.
Features:
Small sized UHF/VHF tuners
Systems CCIR: B/G, H, L, L’, I and I’; OIRT: D/K
Digitally controlled (PLL) tuning via I2C-bus
Off-air channels, S-cable channels and Hyper band
ZS(AE) Aerial source impedance (unbalanced) 75 Ohm
PINSYMBOLDESCRIPTION
1
2
3
4
5
6
7
8
9
AGC
Automatic Gain Control Voltage 4 0.1
TUTuning voltage monitor (output)
AS
SCL
SDA
I 2C-Bus Address Select
I 2C-Bus Serial Clock
I 2C-Bus Serial Data
n.c.Not Connected
Vs
ADC
VST
Supply Voltage +5V 0.125
ADC Input
Fixed tuning Supply Voltage +33V 0.5
10
11
M1,M2,M3,
M4
3.1.2.SAW Filters
K3953M is an IF Filter for Video Applications. The package is SIP5K. Supported standards are B/G, D/K, I,
L/L’.
K9656M is an IF Filter for Audio Applications. The package is SIP5K. Supported standards are B/G, D/K, I,
L/L’.
3.2.Back End
The Back End section is handled by PW1306 chip. This IC has built in ADC’s for RGB and SOY support. The RGB input
can handle standard interlaced RGB output from UOC, PC VGA RGB input. As only 1 set of ADC is present in PW1306
these sources should be multiplexed.
All the multiplexing operations are controlled by PW1306 via YUV_TV_SW (58) and VGA_TV_SW (57) signals.
The video output from PW1306 is a 48-bit digital RGB bus format and made available on two separate connectors with
TTL control signals (i.e. HS, VS, CLK, etc.). This digital output is intended to interface to TTL compatible display
devices. As PW1306 does not have integrated LVDS transmitter, 24 bit (even part of RGB) video output and TTL control
signals from PW1306 are also inputted to DS90C385 LVDS IC to produce single pixel LVDS output for LVDS
compatible LCDs.
Backlight control is also possible via PW1306 Porta7 pin (PWMOUT, PL176-10), that is a variable duty-cycle pulse
generator output.
I.F out 2Symmetrical I.F output 2 / Do not connect for asymmetrical
I.F out 1Asymmetrical I.F Output / Symmetrical I.F output 1
The keypads (17TK15, 16, 17, 20, 21, 26) for 17MB18 main board are listed in the Table below. (They have the same
connector pinning though):
20”
Key NameTypeFunction21
PowerSoft sw.Power shut-down and turn onX
Stand-byTact sw.Switch between stand-by and turn on modes.TV/AVTact sw.Input source select button.X
MenuTact sw.Display main menu on the screen. If any menu is
active, display the upper menu. If main menu is
active, turn menu off.
Program-Tact sw.Go to the lower program at any time in TV mode.
In menu mode, go to down menu item.
Program+Tact sw.Go to the upper program at any time in TV mode.
In menu mode, go to up menu item.
Volume-Tact sw.Decrease the volume level in the volume. In menu
mode, go to left menu item.
Volume+Tact sw.Increase the volume level in the volume. In menu
mode, go to right menu item.
Connector PL1 on keypads (connected to the connector PL175 on the main board):
*Reserved: It can be +5V in the future designs if needed.
3.3.2.IR&Led Board
IR&LED board contains LED indicator(s) to show TV’s status (Red for stand-by, green for normal operation) and one IR
receiver to get remote control instructions. All the IR&LED boards have the same circuit and connector pinning but the
different mechanical structure to fit different cabinets (see the related section for schematics and connector pinning).
17” TFT TV Service Manual
9
3.4. Power
Several linear regulators and switches are used to generate several separate analog and digital voltage supplies such as +5, +3.3,
+1.8, etc. (Please check the Figure 3, and Table 3 for power management details.)
17” TFT TV Service Manual
Table 3: Power management table.
10
17” TFT TV Service Manual
11
4.IC AND COMPONENT DESCRIPTIONS
4.1. Basic IC List
NoTitleDescription
IC203UOCIIIVersatile Signal Processor
IC100PW1306Video Image Processor with Analog Interface
IC102MT28F800B3WFlash Memory
IC176DS90C385Programmable LVDS Transmitter
IC103EL1883Sync Separator
The UOCIII series combines the functions of a Video Signal Processor (VSP) together with a FLASH embedded
TEXT/Control/Graphics m-Controller (TCG m-Controller) and US Closed Caption decoder. In addition the following functions
can be added:
Adaptive digital (4H/2H) PAL/NTSC combfilter
Teletext decoder with 10 page text memory
Multi-standard stereo decoder
BTSC stereo decoder
Digital sound processing circuit
Digital video processing circuit
The UOC III series consists of the following 3 basic concepts:
Stereo versions. These versions contain the TV processor with a stereo audio selector, the TCG m-Controller, the multi-
standard stereo or BTSC decoder, the digital sound processing circuit and the digital video processing circuit. Options are
the adaptive digital PAL/NTSC comb filter and a teletext decoder with 10 page text memory.
AV stereo versions. These versions contain the TV processor with stereo audio selector and the TCG m-Controller. Options
are the digital sound processing circuit, the digital video processing circuit, the adaptive digital PAL/NTSC comb filter and
a teletext decoder with a 10 page text memory.
Mono sound versions. These versions contain the TV processor with a selector for mono audio signals and the TCG m-
Controller. Options are the adaptive digital PAL/NTSC combfilter and a teletext decoder with 10 page text memory.
17” TFT TV Service Manual
12
4.2.1.Pinout
Figure 6: UOCIII Pin configuration “stereo” and “AV-stereo” versions with Audio DSP
SYMBOL
VSSP2111ground
VSSC4222ground
VDDC4333digital supply to SDACs (1.8V)
VDDA3(3.3V)444supply (3.3 V)
VREF_POS_LSL5
VREF_NEG_LSL+HPL6
VREF_POS_LSR+HPR7
STEREO +AV
STEREO
AV STEREO
NO AUDIO
DSP
--
--
--
MONODESCRIPTION
positive reference voltage SDAC (3.3 V)
negative reference voltage SDAC (0 V)
positive reference voltage SDAC (3.3 V)
13
17” TFT TV Service Manual
SYMBOL
STEREO +AV
STEREO
VREF_NEG_HPL+HPR8
VREF_POS_HPR9
AV STEREO
NO AUDIO
DSP
--
--
MONODESCRIPTION
negative reference voltage SDAC (0 V)
positive reference voltage SDAC (3.3 V)
XTALIN101010crystal oscillator input
XTALOUT111111crystal oscillator output
VSSA1121212ground
VGUARD/SWIO131313
V-guard input / I/O switch (e.g. 4 mA current
sinking capability for direct drive of LEDs)
DECDIG141414decoupling digital supply
VP1151515
1stsupply voltage TV-processor (+5 V)
PH2LF161616phase-2 filter
PH1LF171717phase-1 filter
GND1181818ground 1 for TV-processor
SECPLL191919SECAM PLL decoupling
DECBG202020bandgap decoupling
EWD/AVL (1)
212121East-West drive output or AVL capacitor
VDRB222222vertical drive B output
VDRA232323vertical drive A output
VIFIN1242424IF input 1
VIFIN2252525IF input 2
VSC262626vertical sawtooth capacitor
IREF272727reference current input
GNDIF282828ground connection for IF amplifier
SIFIN1/DVBIN1 (2)
AUDOUT/AMOUT/FMOU
T
AUDOUTHPL62--audio output for headphone channel (left signal)
AUDOUTHPR63
CVBSO/PIP646464CVBS / PIP output
SVM656565scan velocity modulation output
FBISO/CSY666666
HOUT676767horizontal output
VSScomb686868ground connection for comb filter
VDDcomb696969supply voltage for comb filter (5 V)
--
--
-
audio 3 input (left signal)
-
audio output for audio power amplifier (left signal)
-audio output for audio power amplifier (right
signal)
62
audio output / AM output / FM output, volume
controlled
audio output for headphone channel (right signal)
flyback input/sandcastle output or composite H/V
timing output
VIN (R/PRIN2/CX)707070
UIN (B/PBIN2)717171
YIN (G/YIN2/CVBS-YX)727272
YSYNC737373Y-input for sync separator
V-input for YUV interface (2ndR input / PRinput or
CXinput)
U-input for YUV interface (2ndB input / PB input)
Y-input for YUV interface (2nd G input / Y input or
CVBS/YXinput))
15
17” TFT TV Service Manual
SYMBOL
YOUT747474Y-output (for YUV interface)
UOUT (INSSW2)757575
VOUT (SWO1)767676V-output for YUV interface (general purpose
INSSW3777777
R/PRIN3787878
G/YIN3797979
B/PBIN3808080
GND3818181ground 3 for TV-processor
VP3828282
BCLIN838383beam current limiter input
BLKIN848484black current input
RO858585Red output
GO868686Green output
BO878787Blue output
VDDA1888888analog supply for TCG m-Controller and digital
STEREO +AV
STEREO
AV STEREO
NO AUDIO
DSP
MONODESCRIPTION
U-output for YUV interface (2ndRGB / YPBPR
insertion input)
switch output)
3rdRGB / YPBPR insertion input
3rdR input / PRinput
3rdG input / Y input
3rdB input / PBinput
3rdsupply for TV processor
supply for TV-processor (+3.3 V)
VREFAD_NEG898989negative reference voltage (0 V)
VREFAD_POS909090positive reference voltage (3.3 V)
VREFAD91
GNDA929292ground
VDDA(1.8V)939393analogue supply for audio ADCs (1.8 V)
VDDA2(3.3)949494supply voltage SDAC (3.3 V)
VSSadc959595ground for video ADC and PLL
VDDadc(1.8)969696supply voltage video ADC and PLL
INT0/P0.5979797
P1.0/INT1989898port 1.0 or external interrupt 1
P1.1/T0999999port 1.1 or Counter/Timer 0 input
VDDC2100100100digital supply to core (1.8 V)
VSSC2101101101ground
P0.4/I2SWS102
P0.4
P0.3/I2SCLK103
P0.3-103103port 0.3
P0.2/I2SDO2104
P0.2-104104port 0.2
P0.1/I2SDO1105
P0.1
-
-
--
--port 0.4 or I2S word select
102102port 0.4
--port 0.3 or I2S clock
--port 0.2 or I2S digital output 2
--port 0.1 or I2S digital output 1
105105port 0.1
reference voltage for audio ADCs (3.3/2 V)
external interrupt 0 or port 0.5 (4 mA current
sinking capability for direct drive of LEDs)
17” TFT TV Service Manual
16
SYMBOL
P0.0/I2SDI1/O106
P0.0
P1.3/T1107107107port 1.3 or Counter/Timer 1 input
STEREO +AV
STEREO
-
AV STEREO
NO AUDIO
DSP
--port 0.0 or I2S digital input 1 or I2S digital output
106106port 0.0
MONODESCRIPTION
P1.6/SCL108108108
P1.7/SDA109109109
VDDP(3.3V)110110110
P2.0/TPWM111111111port 2.0 or Tuning PWM output
P2.1/PWM0112112112port 2.1 or PWM0 output
P2.2/PWM1113113113port 2.2 or PWM1 output
P2.3/PWM2114114114port 2.3 or PWM2 output
P3.0/ADC0115115115port 3.0 or ADC0 input
P3.1/ADC1116116116port 3.1 or ADC1 input
VDDC1117117117digital supply to core (+1.8 V)
DECV1V8118118118decoupling 1.8 V supply
P3.2/ADC2119119119port 3.2 or ADC2 input
P3.3/ADC3120120120port 3.3 or ADC3 input
VSSC/P121121121digital ground for m-Controller core and periphery
P2.4/PWM3122122122port 2.4 or PWM3 output
P2.5/PWM4123123123port 2.5 or PWM4 output
VDDC3124124124digital supply to core (1.8V)
VSSC3125125125ground
port 1.6 or I2C-bus clock line
port 1.7 or I2C-bus data line
supply to periphery and on-chip voltage regulator
(3.3 V)
P1.2/INT2126126126port 1.2 or external interrupt 2
P1.4/RX127127127port 1.4 or UART bus
P1.5/TX128128128port 1.5 or UART bus
4.3.PW1306
The PW1306 Video Image Processor is a “system-on-a-chip ” that oversamples and processes RGB or YPbPr video from
analog video decoders. The PW1306 integrates video processing, including deinterlacer and video enhancement filters with a
triple ADC. Analog RGB or YPbPr in PC graphics, standard, or high-definition video can be displayed in either 4:3 or 16:9
formats.
Supports analog video decoders with triple 8-bit Analog-to-Digital Converters (ADCs) up to 140 MSPS conversion rate
Supports Sync-on-Green (SOG), Sync-on-Luma (SOY),and Composite sync inputs
1080i/720p/480p HDTV; 480i and 576i NTSC/PAL SDTV; PC graphics (up to SXGA)
YPbPr/YCbCr/YUV-to-RGB Color Space Converter with programmable coefficients
On-chip, bitmap-based, OSD controller with on-chip memory
24/30/48-bit RGB output with 135 MPixels/second maximum output rate
4.3.1.Pinout
This section lists the pin functions for the PW1306 208-pin PQFP package. Pin types include:
I/O SR5 (I/O slew rate-controlled,5V input tolerant)
17
17” TFT TV Service Manual
I/O D5 (bidirectional, 5-volt tolerant with pull-down)
I/O U5 (bidirectional, 5-volt tolerant with pull-up)
ID 5 (input, 5-volt tolerant with pull-down)
OS (output with fixed slew-rate control)
AI (analog input, 5-volt tolerant)
DI (digital input, 5-volt tolerant)
DIS (digital input, 5-volt tolerant, Schmitt trigger)
I (XTALIN)
(XTALOUT)
P (power)
NC (no connect)
BOD (bidirectional open drain)
OSR (output with slew rate)
Figure 8: PW1306 Pin configuration.
SignalPinTypeFunction
RAIN37AI
GAIN43AI
BAIN50AI
17” TFT TV Service Manual
Red/Green/Blue Analog Inputs. These pins receive the Red, Green and Blue, or
YPbPr/YCbCr/YUV analog signals from the analog video source. For proper
operation of the clamp feature, these inputs must be AC-coupled.
18
SignalPinTypeFunction
Analog Sync-On-Green or Sync-On-Luma input. Allows recovery of the HSYNC
SOGIN44AI
signal when this pin is AC-coupling to the Green (Red or Blue) analog signal source.
If not used, this pin should be left unconnected.
FILT23AI
HSYNC65DIS
VSYNC64DIS
DCLK106OSR
DCLKNEG107OSRDPort Pixel Clock.
DVS101OS
DHS102OS
External PLL Loop Filter. When using the on-chip PLL, this pin must be connected to
an external filter network.
Horizontal Synchronization Input. This digital input signal controls the horizontal scan
frequency by synchronizing the start of the horizontal scan. The logic polarity of this
signal is controlled by the HSPOL bit.
Vertical Synchronization Input. This digital signal controls the vertical scan
frequency.
DPort Pixel Clock. Output clock for the display port pixel data. DCLK is enabled by
the DCLKEN bit and can be inverted by the DCPOL bit. DCLK can be set to run at ½
pixel rate, for dual pixel output mode, by setting the DCK2EN bit. The internal DCLK
clock domain can be disabled by the DCLKOFF bit to reduce power consumption.
DPort Vertical Sync. DVS can be either active-high or active-low depending on the
VSPOL bit. Width and timing is controlled by the VPLSE and VDLY registers.
DPort Vertical Sync. DHS can be either active-high or active-low depending on the
HSPOL bit. Sync width can be controlled by the HPLSE register.
DEN103OS
DER098OSR
DER197OSR
DER294OSR
DER393OSR
DER492OSR
DER591OSR
DER690OSR
DER789OSR
DPort Pixel Enable. This signal is active whenever valid data is present. The polarity
is specified by the DENPOL bit.
DEPort Red Pixel Data. In dual pixel output mode these pins are the EVEN red
outputs.
17” TFT TV Service Manual
19
SignalPinTypeFunction
DEG088OSR
DEG187OSR
DEG286OSR
DEG385OSR
DEPort Green Pixel Data. In dual pixel output mode these pins are the EVEN green
outputs.
DEG482OSR
DEG581OSR
DEG680OSR
DEG779OSR
DEB078OSR
DEB177OSR
DEB274OSR
DEB373OSR
DEB471OSR
DEB570OSR
DEB667OSR
DEB766OSR
VCLK72I/O D5
DEPort Blue Pixel Data. In dual pixel output mode these pins are the EVEN blue
outputs.
DVPort Pixel Clock. The VCLK pin is used for DV port image capture. The polarity
can be selected by the VCLKPOL bit.
VPEN55I/O D5
17” TFT TV Service Manual
DVPort Pixel Enable. Used when external flow control capture mode is enabled by
the EXTFCE bit. When VPEN is active, the input data is valid. The polarity can be
selected by the PENPOL bit. Use of this pin allows non-contiguous input data.
20
SignalPinTypeFunction
PORTD(7:0) can be used as GPO (Output Only).
PORTD[0-7]
DOR0131
DOR1130
DOR2129
DOR3128
DOR4127
DOR5126
DOR6125
DOR7124
[56-
63]
I/O
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
DOPort Red Pixel Data. In dual pixel output mode these pins are the ODD red
outputs. In single pixel output mode these pins are not used.
DOG0121
DOG1120
DOG2119
DOG3118
DOG4117
DOG5116
DOG6115
DOG7114
DOB0113
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
I/O
SR5
DOPort Green Pixel Data. In dual pixel output mode these pins are the ODD green
outputs. In single pixel output mode these pins are not used.
DOPort Blue Pixel Data. In dual pixel output mode these pins are the ODD blue
outputs. In single pixel output mode these pins are not used.
DOB1112
17” TFT TV Service Manual
I/O
SR5
21
SignalPinTypeFunction
DOB2111
DOB3110
DOB4109
DOB5108
DOB6100
DOB799
WR195I/O D5Write Enable. Low indicates a write to external RAM or other devices.
RD196I/O D5Read Enable. Low indicates a read to external RAM or other devices.
ROMOE197OSROM Output Enable. Low output indicates a read from external ROM.
ROMWE198OSROM Write Enable. Low indicates a write to external ROM.