UNITRODE UC1625, UC2625, UC3625 Technical data

查询5962-9168901MXA供应商

Brushless DC Motor Controller

FEATURES

Drives Power MOSFETs or Power Darlingtons

•

Directly

50V Open Collector High-Side Drivers

•

Latched Soft Start

•

High-speed Current-Sense Amplifier with Ideal

•

Diode

Pulse-by-Pulse and Average Current Sensing

•

Over-Voltage and Under-Voltage Protection

•

Direction Latch for Safe Direction Reversal

•

Tachometer

•

Trimmed Reference Sources 30mA

•

Programmable Cross-Conduction Protection

•

• Two-Quadrant and Four-Quadrant Operation

DESCRIPTION

The UC3625 family of motor controller ICs integrate most of the
functions required for high-performance brushless DC motor con
trol into one package. When coupled with external power
MOSFETs or Darlingtons, these ICs perform fixed-frequency PWM
motor control in either voltage or current mode while implementing
closed loop speed control and braking with smart noise rejection,
safe direction reversal, and cross–conduction protection.

Although specified for operation from power supplies between 10V
and 18V, the UC1625 can control higher voltage power devices
with external level-shifting components. The UC1625 contains fast,
high-current push-pull drivers for low-side power devices and 50V
open-collector outputs for high-side power devices or level shifting
circuitry.

The UC1625 is characterized for operation over the military tem
perature range of –55°C to +125°C, while the UC2625 is charac
terized from –40°C to +105°C and the UC3625 is characterized
from 0°C to 70°C.

application

INFO

available

(NOTE: ESD Protection to 2kV)

UC1625
UC2625
UC3625

-

-

-

TYPICAL APPLICATION

10kΩ

3kΩ

R

QUAD

DIR

OSC

33kΩ

1k

4kΩ

BRAKE

100nF

2200pF

C

OSC

10kΩ

3nF

C

16

17

18

14

13

12

20

VMOTOR+15V

3kΩ

3kΩ

TO OTHER

CHANNELS

TO OTHER

CHANNELS

10Ω

10kΩ

100nF

2N3904

2N3906

IRF532

240Ω

240Ω

10Ω

IRF9350

0.02Ω
R

S

+

100µF

TO
MOTOR

REQUIRED
FOR BRAKE
AND FAST
REVERSE

REQUIRED
FOR
AVERAGE
CURRENT
SENSING

0.02Ω
R

D

+5V TO HALL

VREF

100nF

20µF

22

6

1

28

27

25

15

21

68kΩ

T

R

T

5nF 100nF

SENSORS

100nF

2 19

UC3625

24326

23 8 9 10 4 5 7

2nF

2nF

2nF

+

20µF

FROM

HALL

SENSORS

11

5nF

SLUS353A - NOVEMBER 1999

UDG-99045

ABSOLUTE MAXIMUM RATINGS

VCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +20V

Pwr V

PWM In . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to 6V

E/A IN(+), E/A IN(–) . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to 12V

I

SENSE1

OV–Coast, Dir, Speed-In, S

H1, H2, H3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to 12V

PU Output Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 to 50V

PU Output Current . . . . . . . . . . . . . . . . . . +200 mA continuous

PD Output Current . . . . . . . . . . . . . . . . . .±200 mA continuous

E/A Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . .±10 mA

I

SENSE

Tach Out Output Current . . . . . . . . . . . . . . . . . . . . . . . .±10 mA

V

REF

Operating Temperature Range UC1625. . . . . . –55°C to 125°C

Operating Temperature Range UC2625. . . . . . –40°C to 105°C

Operating Temperature Range UC3625. . . . . . . . . 0°C to 70°C

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . +20V

CC

, I

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . –1.3 to 6V

SENSE2

START, Quad Sel . . . . . . –0.3 to 8V

Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . –10 mA

Output Current . . . . . . . . . . . . . . . . . . –50 mA continuous

UC1625
UC2625
UC3625

CONNECTION DIAGRAM

DIL-28 (TOP VIEW)
J or N PACKAGE

Note 1: Currents are positive into and negative out of the spec

-

ified terminal.

Note 2: Consult Unitrode Integrated Circuits databook for infor

­mation regarding thermal specifications and limitations
of packages.

Note 3: This pinout applies to the SOIC (DW), PLCC (Q), and
LCC (L) packages (ie. pin 22 has the same function on all
packages.)

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for: TA= 25°C; Pwr VCC= VCC= 12V;
R

OSC

20k to V

=

REF

; C

OSC

= 2nF; R

TACH

= 33k; C

= 10nF; and all outputs unloaded. TA= T

TACH

.

J

PARAMETER TEST CONDITIONS MIN TYP MAX UNITS

Overall

Supply current Over Operating Range 14.5 30.0 mA

Turn-On Threshold Over Operating Range 8.65 8.95 9.45 V

V

CC

V

Turn-Off Threshold Over Operating Range 7.75 8.05 8.55 V

CC

Overvoltage/Coast

OV-Coast Inhibit Threshold Over Operating Range 1.65 1.75 1.85 V

OV-Coast Restart Threshold 1.55 1.65 1.75 V

OV-Coast Hysteresis 0.05 0.10 0.15 V

OV-Coast Input Current –10 –1 0 µA

Logic Inputs

H1, H2, H3 Low Threshold Over Operating Range 0.8 1.0 1.2 V

H1, H2, H3 High Threshold Over Operating Range 1.6 1.9 2.0 V

H1, H2, H3 Input Current Over Operating Range, to 0V -400 -250 –120 µA

Quad Sel, Dir Thresholds Over Operating Range 0.8 1.4 2.0 V

Quad Sel Hysteresis 70 mV

Dir Hysteresis 0.6 V

Quad Sel Input Current –30 50 150 µA

Dir Input Current –30 –1 30 µA

PWM Amp/Comparator

E/A In(+), E/A In(–) Input Current To 2.5V –5.0 –0.1 5.0 µA

PWM In Input Current To 2.5V 0 3 30 µA

Error Amp Input Offset 0V < V

COMMON-MODE

< 3V –10 10 mV

Error Amp Voltage Gain 70 90 dB

2

UC1625
UC2625
UC3625

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for: TA= 25°C; Pwr VCC= VCC= 12V;

R

20k to V

=

OSC

PWM Amp/Comparator (cont.)

E/A Out Range 0.25 3.50 V

S

S

S

Pull-up Current To 0V –16 –10 –5 µA

START

Discharge Current To 2.5V 0.1 0.4 3.0 mA

START

START Restart Threshold

Current Amp

Gain I

; C

REF

OSC

= 2nF; R

TACH

= 33k; C

= 10nF; and all outputs unloaded. TA= T

TACH

.

J

PARAMETER TEST CONDITIONS MIN TYP MAX UNITS

0.1 0.2 0.3 V

SENSE1

= .3V, I

SENSE2

= .5V to .7V 1.75 1.95 2.15 V/V

Level Shift I

Peak Current Threshold I

Over Current Threshold I

I

I

Range I

SENSE1

SENSE1

, I

SENSE2

, I

SENSE2

SENSE1

Input Current To 0V –850 –320 0 µA

Offset Current To 0V

, I

SENSE2

SENSE1

SENSE1

SENSE1

= .3V, I

SENSE2

= 0V, Force I

= 0V, Force I

= .3V 2.4 2.5 2.65 V

SENSE2

SENSE2

0.14 0.20 0.26 V

0.26 0.30 0.36 V

±

±

2

12 µA

–1 2 V

Tachometer/Brake

Tach-Out High Level Over Operating Range, 10k to 2.5V 4.7 5 5.3 V

Tach-Out Low Level Over Operating Range, 10k to 2.5V 0.2 V

On Time 170 220 280 µs

On Time Change With Temp Over Operating Range 0.1 %

RC-Brake Input Current To 0V –4.0 –1.9 mA

Threshold to Brake, RC-Brake Over Operating Range 0.8 1.0 1.2 V

Brake Hysteresis, RC-Brake 0.09 V

Speed-In Threshold Over Operating Range 220 257 290 mV

Speed-In Input Current –30 –5 30 µA

Low-Side Drivers

Voh, –1mA, Down From V

CC

V Voh, –50mA, Down From V

Over Operating Range 1.60 2.1

Over Operating Range 1.75 2.2 V

CC

Vol, 1mA Over Operating Range 0.05 0.4 V

Vol, 50mA Over Operating Range 0.36 0.8 V

Rise/Fall Time 10% to 90% Slew Time, into 1nF 50 ns

High-Side Drivers

Vol, 1mA Over Operating Range 0.1 0.4 V

Vol, 50mA Over Operating Range 1.0 1.8 V

Leakage Current Output Voltage = 50V 25 µA

Fall Time 10% to 90% Slew Time, 50mA Load 50 ns

Oscillator

Frequency 40 50 60 kHz

Frequency Over Operating Range 35 65 kHz

Reference

Output Voltage 4.9 5.0 5.1 V

Output Voltage Over Operating Range 4.7 5.0 5.3 V

Load Regulation 0mA to –20mA Load –40 –5 mV

Line Regulation 10V to 18V V

CC

–10 –1 10 mV

Short Circuit Current Over Operating Range 50 100 150 mA

3

UC1625
UC2625
UC3625

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for: TA= 25°C; Pwr VCC= VCC= 12V;

R

OSC

=

20k to V

REF

; C

OSC

= 2nF; R

TACH

= 33k; C

= 10nF; and all outputs unloaded. TA= T

TACH

.

J

PARAMETER TEST CONDITIONS MIN TYP MAX UNITS

Miscellaneous

Output Turn-On Delay 1 µs

Output Turn-Off Delay 1 µs

BLOCK DIAGRAM

Quad Sel

RC-Osc

PWM In

E/A Out

E/A In(+)

E/A In (–)

22

25

26

27

1

28

24SSTART

3ISENSE

4ISENSE1

5ISENSE2

19VCC

23OV-Coast

6Dir

7Speed-In

8H1

1.75V

9V

0.25V

+5V

+5V

ABS VALUE

2X

PWM CLOCK

OSC

DIRECTION

PWM CLOCK

2.9V

2.5V 250Ω

3.1V

LATCH

QD

L

SQ

R

0.2V

DIR COAST CHOP QUAD

H1

QR

S

PWM
CLOCK

REFERENCE

Q1

CROSS
CONDUCTION
PROTECTION

LATCHES

10µA

5V

2

VREF

18 PUA

17 PUB

16 PUC

11 Pwr Vcc

14 PDA

9H2

+5V

9H3

EDGE

DETECT

21RC-Brake

2k

1V

ONE

SHOT

QD

L

QD

L

H2

H3

DECODER

BRAKE

+5V

13 PDB

12 PDC

15 GND

20 Tach-Out

UDG-99044

4

PIN DESCRIPTIONS

Dir, Speed-In: The position decoder logic translates the

Hall signals and the Dir signal to the correct driver sig
nals (PUs and PDs). To prevent output stage damage,
the signal on Dir is first loaded into a direction latch,
then shifted through a two-bit register.

H1, H2, H3: The three shaft-position sensor inputs con
sist of hysteresis comparators with input pull-up resis

­tors. Logic thresholds meet TTL specifications and can
be driven by 5V CMOS, 12V CMOS, NMOS, or
open-collectors.

UC1625
UC2625
UC3625

-

-

As long as Speed-In is less than 250mV, the direction
latch is transparent. When Speed-In is higher than
250mV, the direction latch inhibits all changes in direc
tion. Speed-In can be connected to Tach-Out through a
filter, so that the direction latch is only transparent when
the motor is spinning slowly, and has too little stored en
ergy to damage power devices.

Additional circuitry detects when the input and output of
the direction latch are different, or when the input and
output of the shift register are different, and inhibits all
output drives during that time. This can be used to allow
the motor to coast to a safe speed before reversing.

The shift register guarantees that direction can't be
changed instantaneously. The register is clocked by the
PWM oscillator, so the delay between direction changes
is always going to be between one and two oscillator pe­riods. At 40kHz, this corresponds to a delay of between
25µs and 50µs. Regardless of output stage, 25µs dead
time should be adequate to guarantee no overlap
cross-conduction. Toggling DIR will cause an output
pulse on Tach-Out regardless of motor speed.

E/A In(+), E/A In(–), E/A Out, PWM In: E/A In(+) and
E/A In(–) are not internally committed to allow for a wide
variety of uses. They can be connected to the I

SENSE

,to
Tach-Out through a filter, to an external command volt
age, to a D/A converter for computer control, or to an
other op amp for more elegant feedback loops. The
error amplifier is compensated for unity gain stability, so
E/A Out can be tied to E/A In(–) for feedback and major
loop compensation.

E/A Out and PWM In drive the PWM comparator. For
voltage-mode PWM systems, PWM In can be connected
to RC-Osc. The PWM comparator clears the PWM latch,
commanding the outputs to chop.

The error amplifier can be biased off by connecting E/A
In(–) to a higher voltage than E/A In(+). When biased
off, E/A Out will appear to the application as a resistor to
ground. E/A Out can then be driven by an external am
plifier.

GND: All thresholds and outputs are referred to the
GND pin except for the PD and PU outputs.

Connect these inputs to motor shaft position sensors
that are positioned 120 electrical degrees apart. If noisy

-

signals are expected, zener clamp and filter these inputs
with 6V zeners and an RC filter. Suggested filtering
components are 1kΩ and 2nF. Edge skew in the filter is

-

not a problem, because sensors normally generate
modified Gray code with only one output changing at a
time, but rise and fall times must be shorter than 20µs
for correct tachometer operation.

Motors with 60 electrical degree position sensor coding
can be used if one or two of the position sensor signals
is inverted.

I

SENSE1,ISENSE2,ISENSE

: The current sense amplifier
has a fixed gain of approximately two. It also has a
built-in level shift of approximately 2.5V. The signal ap­pearing on I

I V ABS I I

SENSE SENSE SENSE

I

SENSE1

=+•25 2

and I

is:

SENSE

.–

()

SENSE2

()

12

are interchangeable and can be
used as differential inputs. The differential signal applied
can be as high as±0.5V before saturation.

If spikes are expected on I

SENSE1

best filtered by a capacitor from I

or I

SENSE

SENSE2

to ground. Fil
tering this way allows fast signal inversions to be cor
rectly processed by the absolute value circuit. The

­peak-current comparator allows the PWM to enter a cur

­rent-limit mode with current in the windings never ex
ceeding approximately 0.2V/R

SENSE

The over current

.

comparator provides a fail-safe shutdown in the unlikely
case of current exceeding 0.3V/R

SENSE

.

Then, soft start
is commanded, and all outputs are turned off until the
high current condition is removed. It is often essential to
use some filter driving I

SENSE1

and I

SENSE2

treme spikes and to control slew rate. Reasonable start
ing values for filter components might be 250Ω series
resistors and a 5nF capacitor between I
I

SENSE2

. Input resistors should be kept small and

matched to maintain gain accuracy.

­OV-Coast: This input can be used as an over-voltage

shutdown in put, as a coast input, or both. This input
can be driven by TTL, 5V CMOS, or 12V CMOS.

, they are

to reject ex

SENSE1

and

-

-

-

-

-

-

5